System decoder circuit with temporary bit storage and method of

Details System decoder circuit with temporary bit storage and method of System decoder circuit with temporary bit storage and method of

1993-04-26

1998-03-17

Treat, William M.

Excavating

348466, 375243, G06F 1100, H04N 768

Patent

active

057295565

ABSTRACT:
A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).

REFERENCES:
patent: 4446490 (1984-05-01), Hoshimi et al.
patent: 4583132 (1986-04-01), Nakano et al.
patent: 4748628 (1988-05-01), Moriwaki
patent: 4794465 (1988-12-01), Van Luyt et al.
patent: 4994912 (1991-02-01), Lumelsky et al.
patent: 5122875 (1992-06-01), Raychaudhuri
patent: 5157488 (1992-10-01), Pennebaker
patent: 5226046 (1993-07-01), Hanson
patent: 5243428 (1993-09-01), Challapali et al.
patent: 5271011 (1993-12-01), McMullan, Jr. et al.
patent: 5285498 (1994-02-01), Johnston
patent: 5323272 (1994-06-01), Klingler
patent: 5323396 (1994-06-01), Lokhoff
Hennessy et al., Computer Architecture A Quantitative Approach, 1990, p. 200.

Affiliated with

Also associated with

Rating

System decoder circuit with temporary bit storage and method of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System decoder circuit with temporary bit storage and method of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System decoder circuit with temporary bit storage and method of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-964776