Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1997-07-07
1998-06-02
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 39, 326 41, H03K 19177
Patent
active
057606072
ABSTRACT:
A memory device controls the flow of data from the memory device to a configurable logic device. This is in contrast to circuits in which a configurable logic device generates a clock signal that controls the flow of data from a memory device to a configurable logic device. In one embodiment, the configurable logic device is a field programmable gate array ("FPGA"). The memory device can provide the configuration data on a serial output lead or a parallel data bus.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3553651 (1971-01-01), Bird et al.
patent: 3629857 (1971-12-01), Faber
patent: 3816725 (1974-06-01), Greer
patent: 3818452 (1974-06-01), Greer
patent: 3849638 (1974-11-01), Greer
patent: 4020469 (1977-04-01), Manning
patent: 4062059 (1977-12-01), Suzuki et al.
patent: 4096565 (1978-06-01), Ruckdeschel et al.
patent: 4125870 (1978-11-01), Suzuki et al.
patent: 4138732 (1979-02-01), Suzuki et al.
patent: 4145755 (1979-03-01), Suzuki et al.
patent: 4161778 (1979-07-01), Getson, Jr. et al.
patent: 4163291 (1979-07-01), Suzuki et al.
patent: 4236225 (1980-11-01), Jansen et al.
patent: 4258418 (1981-03-01), Heath
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4271480 (1981-06-01), Vinot
patent: 4285038 (1981-08-01), Suzuki et al.
patent: 4342081 (1982-07-01), Dubuc
patent: 4433394 (1984-02-01), Torii et al.
patent: 4486854 (1984-12-01), Yuni
patent: 4507760 (1985-03-01), Fraser
patent: 4521874 (1985-06-01), Rau et al.
patent: 4527233 (1985-07-01), Ambrosius, III et al.
patent: 4535427 (1985-08-01), Jiang
patent: 4716551 (1987-12-01), Inagaki
patent: 4847812 (1989-07-01), Lodhi
patent: 4870302 (1989-09-01), Freeman
patent: 4893281 (1990-01-01), Hashimoto
patent: 4940909 (1990-07-01), Mulder et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5117388 (1992-05-01), Nakano et al.
patent: 5146577 (1992-09-01), Babin
patent: 5270981 (1993-12-01), Sumi
patent: 5394031 (1995-02-01), Britton et al.
patent: 5394032 (1995-02-01), Conzelmann et al.
patent: 5432741 (1995-07-01), Devore et al.
patent: 5444660 (1995-08-01), Yamanaka et al.
patent: 5493239 (1996-02-01), Zlotnick
patent: 5543730 (1996-08-01), Cliff et al.
"Configuration EPROMs for Flex Devices" Version 5, dated Jun. 1996 available from Altera Corporation, 2610 Orchard Parkway, San Jose, CA 95134-2020.
"Configuring FLEX 8000 Devices" Version 1, Mar. 1993 available from Altera Corporation, 2610 Orchard Parkway, San Jose, CA 95134-2020.
Wood, Roy A., Yu-nian Hsien, Cyril A. Price and Paul P. Wang, "An Electrically Alterable PLA for Fast Turnaround-Time VLSI Development Hardware," Oct. 1981, IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, pp. 570-577.
Shoup, Richard G., "Programmable Cellular Logic Arrays" (Thesis), Mar. 1970, Carnegie-Mellon University.
Shoup, Richard G., "Programmable Cellular Logic," 5th Annual IEEE Conference on Hardware, Software, Firmware and Tradeoffs, Sep. 1971, pp. 27-28.
Greer, David L., "An Associative Logic Matrix," Oct. 1976, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 679-691.
Raffel, J.I., "On the Use of Nonvolatile Programmable Links for Restructurable VLSI*," Jan. 1979, Caltech Conference, California Institute of Technology.
EPC1 Configuration EPROM for FLEX Devices, Altera Corp., Jul. 1995.
Configuring FLEX 10K Devices, Altera Corp., Dec. 1995.
Anderson, Allan H., "Semiannual Technical Summary Report ot the Defense Advanced Research Projects Agency," Apr. 1979-Mar. 1980, Massachusetts Institute of Technology, Lincoln Laboratory.
Configuring Multiple Flex 8000 Devices (Application Note 38), published by Altera Corporation in May 1994.
"Dynamic Logic Array", IBM Technical Disclosure Bulletin, vol. 29, No. 1, Jun. 1986.
"XC5200 Logic Cell Array Family", published by Xilinx, Inc., in May 1995.
"Automatic Test, Configuration, and Repair of Cellular Arrays", by Frank Blase Manning, Massachusetts Institute of Technology, May 1975.
S.E. Wahlstom, "Programmable Logic Arrays -Cheaper by the Millions", Electronics, Dec. 11, 1967.
"FIFO RAM Controller", Document No. 57/674219, published by Monolithic Memories, Inc. 1986.
"8257/8257-5 Programmable DMA Controller", published by Intel Corporation in 1979.
"Programmable Logic Data Book", publised by Xilinx, Inc. in 1994.
Erickson Charles R.
Leeds Kenneth E.
Driscoll Benjamin D.
Leeds, Esq. Kenneth E.
Westin Edward P.
Xilinx , Inc.
Young Edel M.
LandOfFree
System comprising field programmable gate array and intelligent does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System comprising field programmable gate array and intelligent , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System comprising field programmable gate array and intelligent will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464581