System bus read data transfers with data ordering control bits

Details System bus read data transfers with data ordering control bits System bus read data transfers with data ordering control bits

2005-03-29

2005-03-29

Mclean-Mayo, Kimberly (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S128000, C711S144000

Reexamination Certificate

active

06874063

ABSTRACT:
A method for informing a processor of a selected order of transmission of data to the processor. The method comprises the steps of coupling system components via a data bus to the processor to effectuate data transfer, determining at the system component logic the order in which to transmit data to the processor, and issuing to the data bus a selected order bit concurrent with the data, wherein the selected order bit alerts the processor of the order and the data is transmitted in that order. In a preferred embodiment, the system component is the cache and the method may involve receiving at the cache a preference of ordering for a read address/request from the processor. The preference order logic of the cache controller or a preference order logic component evaluates the preference of ordering desired by comparing the processor preference with other preferences, including cache order preference. One preference order is selected and the data is then retrieved from a cache line of the cache in the order selected.

REFERENCES:
patent: 4520439 (1985-05-01), Liepa
patent: 4975830 (1990-12-01), Gerpheide
patent: 5491811 (1996-02-01), Arimilli
patent: 5519842 (1996-05-01), Atallah et al.
patent: 5572713 (1996-11-01), Weber et al.
patent: 5721957 (1998-02-01), Huang et al.
patent: 5781923 (1998-07-01), Hunt
patent: 5835929 (1998-11-01), Gaskins et al.
patent: 5848436 (1998-12-01), Sartorius et al.
patent: 5867690 (1999-02-01), Lee
patent: 5978841 (1999-11-01), Berger
patent: 6085289 (2000-07-01), Thatcher et al.
patent: 6175942 (2001-01-01), Pawlowski
patent: 6199118 (2001-03-01), Chin et al.
U.S. Appl. No. 09/436,419, filed Nov. 9, 1999, Ravi K. Arimilli, et al., Related Co-Pending Application.
U.S. Appl. No. 09/436,420, filed Nov. 9, 1999, Arimilli et al., Related Co-Pending Application.
U.S. Appl. No. 09/436,422, filed Nov. 9, 1999, Arimilli et al., Related Co-Pending Application.

Affiliated with

Also associated with

Rating

System bus read data transfers with data ordering control bits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System bus read data transfers with data ordering control bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System bus read data transfers with data ordering control bits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3407312