Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-06-25
2009-11-17
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C712S221000
Reexamination Certificate
active
07620764
ABSTRACT:
A system, apparatus and a method for routing data over fewer switches and interconnections among reconfigurable logic elements, and for adapting routing resources to dynamically perform complex bit-level permutations, such as shifting and bit reversal operations. In one embodiment, an exemplary silo routing circuit is formed upon a semiconductor substrate and routes data among a number of reconfigurable computational elements. The silo routing circuit comprises a plurality of input terminals and a plurality of output terminals. Further, the silo routing circuit includes a multi-stage interconnection network (“MIN”) of switches configurable to form data paths from any input terminal to any output terminal.
REFERENCES:
patent: 5055997 (1991-10-01), Sluijter et al.
patent: 5247689 (1993-09-01), Ewert
patent: 5274782 (1993-12-01), Chalasani et al.
patent: 5293489 (1994-03-01), Furui et al.
patent: 5299317 (1994-03-01), Chen et al.
patent: 5471628 (1995-11-01), Phillips et al.
patent: 5684980 (1997-11-01), Casselman
patent: 5850564 (1998-12-01), Ting et al.
patent: 6092174 (2000-07-01), Roussakov
patent: 6167502 (2000-12-01), Pechanek et al.
patent: 6343337 (2002-01-01), Dubey et al.
patent: 6557092 (2003-04-01), Callen
patent: 6633181 (2003-10-01), Rupp
patent: 6721884 (2004-04-01), De Oliveira Kastrup Pereira et al.
patent: 6831690 (2004-12-01), John et al.
patent: 6883084 (2005-04-01), Donohoe
patent: 6996709 (2006-02-01), Arnold et al.
patent: 2003/0046513 (2003-03-01), Furuta et al.
patent: 2004/0186872 (2004-09-01), Rupp
patent: 2004/0193852 (2004-09-01), Johnson
patent: 2005/0027970 (2005-02-01), Arnold et al.
patent: 2005/0027971 (2005-02-01), Williams et al.
Xilinx, “Virtex™ 2.5 V Field Programmable Gate Arrays, Product Specification,” DS003-2 (v2.8.1) Dec. 9, 2002, pp. 1-20.
Michael J. Wirthlin et al. “DISC: The dynamic instruction set computer,” Proceedings SPIE, Field Programmable Gate arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, Oct. 25-26, 1995, 14 pages.
Hwang, Kai “Advanced Computer Architecture: Parallelism, Scalability, Programmability,” 1st Edition, Chapter 2, pp. 75-97; copyright 1993; by McGraw-Hill, Inc.; USA.
Cooley Godward Kronish LLP
Rinehart Mark
Stretch, Inc.
Vu Trisha
LandOfFree
System, apparatus and method for data path routing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System, apparatus and method for data path routing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System, apparatus and method for data path routing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4057844