Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-09-25
2007-09-25
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S005000, C711S006000, C711S200000, C711S205000, C711S206000
Reexamination Certificate
active
11012007
ABSTRACT:
A system, apparatus, and method are disclosed for controlling accesses into memory to minimize sequential accesses to the same bank of memory, at least in part, by characterizing a subset of an address in parallel with address translations associated with those accesses. In one embodiment, an exemplary memory controller can include an address translator configured to translate an address useable by a processor to a first memory address. Also, the memory controller includes a bit characterizer configured to characterize a subset of the address as having a value from a range of values, and a bank separator coupled to the address translator and the bit characterizer for receiving a first portion of the first memory address and the value, respectively. Accordingly, the bank separator is configured to differentiate the first portion from a second portion of a second memory address.
REFERENCES:
patent: 5696924 (1997-12-01), Robertson et al.
patent: 6340973 (2002-01-01), Ochiai et al.
patent: 6438641 (2002-08-01), Kanno et al.
patent: 6745277 (2004-06-01), Lee et al.
patent: 6772315 (2004-08-01), Perego
INTEL, “Intel® 820 Chipset: 82820 Memory Controller Hub (MCH),” Datasheet,Copyright © Intel Corporation, Nov. 1999, Document Number: 290630-001, pp. 1-157.
INTEL, “Intel® 850 Chipset: 82850 Memory Controller Hub (MCH),” Datasheet,Copyright © Intel Corporation, Nov. 2000, Document Number: 290691-001, pp. 1-144.
Reed David G.
Simeral Brad W.
Treichler Sean Jeffrey
Alsip Michael
Cooley Godward Kronish LLP
Kim Matthew
NVIDIA Corporation
LandOfFree
System, apparatus and method for avoiding page conflicts by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System, apparatus and method for avoiding page conflicts by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System, apparatus and method for avoiding page conflicts by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3732401