Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2005-05-25
2009-08-04
Suryawanshi, Suresh K (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
C713S323000, C711S167000
Reexamination Certificate
active
07571330
ABSTRACT:
A memory module comprises a memory device including a memory array to store data. An interface receives an instruction to exit a power down mode. A register stores a value representative of a period of time to elapse between exiting from the power down mode and a time at which the memory device is capable of receiving a command to access the data. A storage device stores a plurality of parameter information that pertains to the memory device. The value is based on at least a first parameter information of the plurality of parameter information.
REFERENCES:
patent: 4627060 (1986-12-01), Huang
patent: 4710903 (1987-12-01), Hereth
patent: 4965799 (1990-10-01), Green et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5392407 (1995-02-01), Hell et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5454114 (1995-09-01), Yach et al.
patent: 5457790 (1995-10-01), Iwamura et al.
patent: 5509138 (1996-04-01), Cash et al.
patent: 5559753 (1996-09-01), Kocis
patent: 5585745 (1996-12-01), Simmons et al.
patent: 5586332 (1996-12-01), Jain et al.
patent: 5596545 (1997-01-01), Lin
patent: 5606717 (1997-02-01), Farnwald et al.
patent: 5608896 (1997-03-01), Vogley
patent: 5615169 (1997-03-01), Leung
patent: 5629897 (1997-05-01), Iwamoto et al.
patent: 5638334 (1997-06-01), Farnwald et al.
patent: 5655113 (1997-08-01), Leung et al.
patent: 5657481 (1997-08-01), Farnwald et al.
patent: 5666324 (1997-09-01), Kosugi et al.
patent: 5673398 (1997-09-01), Takeda
patent: 5677849 (1997-10-01), Smith
patent: 5696729 (1997-12-01), Kitamura
patent: 5701438 (1997-12-01), Bains
patent: 5717639 (1998-02-01), Williams et al.
patent: 5742194 (1998-04-01), Saeki
patent: 5754838 (1998-05-01), Shibata et al.
patent: 5778413 (1998-07-01), Stevens et al.
patent: 5790839 (1998-08-01), Luk et al.
patent: 5796673 (1998-08-01), Foss
patent: 5815462 (1998-09-01), Konishi et al.
patent: 5835448 (1998-11-01), Ohtani et al.
patent: 5845108 (1998-12-01), Yoo et al.
patent: 5848025 (1998-12-01), Marietta et al.
patent: 5860125 (1999-01-01), Reents
patent: 5880998 (1999-03-01), Tanimura et al.
patent: 5886946 (1999-03-01), Ooishi
patent: 5886948 (1999-03-01), Ryan
patent: 5889726 (1999-03-01), Jeddeloh
patent: 5892777 (1999-04-01), Nesheiwat et al.
patent: 5893168 (1999-04-01), Qureshi et al.
patent: 5896383 (1999-04-01), Wakeland
patent: 5897663 (1999-04-01), Stancil
patent: 5910930 (1999-06-01), Dieffenderfer
patent: 5917760 (1999-06-01), Millar
patent: 5920511 (1999-07-01), Lee et al.
patent: 5925132 (1999-07-01), Kadokura
patent: 5930197 (1999-07-01), Ishibashi et al.
patent: 5931951 (1999-08-01), Ando
patent: 5955904 (1999-09-01), Kawasaki
patent: 5966725 (1999-10-01), Tabo
patent: 5987576 (1999-11-01), Johnson et al.
patent: 6014339 (2000-01-01), Kobayashi et al.
patent: 6067272 (2000-05-01), Foss et al.
patent: 6088774 (2000-07-01), Gillingham
patent: 6092146 (2000-07-01), Dell et al.
patent: 6128700 (2000-10-01), Hsu et al.
patent: 6134638 (2000-10-01), Olarig et al.
patent: 6151269 (2000-11-01), Dosaka et al.
patent: 6154821 (2000-11-01), Barth et al.
patent: 6209071 (2001-03-01), Barth et al.
patent: 6226723 (2001-05-01), Gustavson et al.
patent: 6226754 (2001-05-01), Ware et al.
patent: 6226757 (2001-05-01), Ware et al.
patent: 6259288 (2001-07-01), Nishimura
patent: 6263448 (2001-07-01), Tsern et al.
patent: 6343352 (2002-01-01), Davis
patent: 6401167 (2002-06-01), Barth et al.
patent: 6437619 (2002-08-01), Okuda et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6697908 (2004-02-01), Uchiyama et al.
patent: 6701446 (2004-03-01), Tsern et al.
patent: 6868474 (2005-03-01), Ware
patent: 6889300 (2005-05-01), Davis
patent: 7047375 (2006-05-01), Davis
patent: 7197611 (2007-03-01), Barth
patent: 7320082 (2008-01-01), Tsern
patent: 2005/0193183 (2005-09-01), Barth et al.
Non-final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/030,382, filed Jan. 6, 2005, Jul. 27, 2007.
Non-final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/030,231, filed Jan. 6, 2005, Jul. 25, 2007.
SGS-Thomson, ST24/25C02,ST24C02R, ST24/25W02 Specification, Nov. 1997, pp. 1-16.
Micron, 1997 DRAM Data Book, pp. 1-3 through 1-11 and 5-17 through 5-32.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/119,319, filed Apr. 29, 2005, Aug. 10, 2007.
Non-final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/151,791, filed Jun. 14, 2005, Sep. 26, 2007.
Response to Non-Final Office Action, U.S. Appl. No. 11/119,319, filed Apr. 29, 2005, May 9, 2008.
Response to Non-Final Office Action, U.S. Appl. No. 11/030,382, filed Jan. 6, 2005, May 19, 2008.
Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 10/993,046, filed Nov. 19, 2004, May 16, 2008.
Response to Non-Final Office Action, U.S. Appl. No. 11/151,791, filed Jun. 14, 2005, Jun. 10, 2008.
Response to Non-Final Office Action, U.S. Appl. No. 10/944,320, filed Sep. 17, 2004, Jun. 30, 2008.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/151,791, filed Jun. 14, 2005, Jul. 31, 2008.
Response to Final Office Action, U.S. Appl. No. 10/993,046, filed Nov. 19, 2004, Aug. 18, 2008.
Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/030,382, filed Jan. 6, 2005, Aug. 14, 2008.
Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/119,319, filed Apr. 29, 2005, Sep. 2, 2008.
Response to Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/151,791, filed Jun. 14, 2005, Sep. 12, 2008.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 10/944,320, filed Sep. 17, 2004, Sep. 30, 2008.
Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 10/944,320, filed Sep. 17, 2004, Nov. 27, 2007.
Notice of Allowance and Fee(s) Due, United States Patent & Trademark Office, U.S. Appl. No. 11/030,231, filed Jan. 6, 2005, Dec. 6, 2007.
Response to Non-Final Office Action, U.S. Appl. No. 11/030,382, filed Jan. 6, 2005, Dec. 20, 2007.
Response to Non-Final Office Action, U.S. Appl. No. 11/119,319, filed Apr. 29, 2005, Dec. 20, 2007.
Lee, Thomas H., A 2.5V CMOS Delay-Locked Loop for an 18Mbit, 500 Megabyte/s DRAM, IEEE Journal, vol. 29, No. 12, Dec. 1994.
Rambus Inc., “8/9 Mbit (1Mx8/9) & 16/18Mbit (2Mx8/9) RDRAM—Preliminary Information,” Rambus Inc. Data Sheet, Mar. 1, 1996, 30 pages.
Direct Rambus Technology Disclosure, Oct. 15, 1997, pp. 1-16.
“16/18Mbit (2Mx8/9) A 64/72Mbit (8Mx8/9) Concurrent RDRAM,” Rambus Inc., Sep. 1997.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/030,382, filed Jun. 6, 2005, Jan. 17, 2008.
Response to Non-Final Office Action, U.S. Appl. No. 11/151,791, filed Jun. 14, 2005, Jan. 24, 2008.
Response to Final Office Action, U.S. Appl. No. 10/944,320, filed Sep. 17, 2004, Feb. 12, 2008.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/119,319, filed Apr. 29, 2005, Feb. 5, 2008.
Response to Non-Final Office Action, U.S. Appl. No. 10/993,046, filed Nov. 19, 2004, Feb. 19, 2008.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/030,231, filed Jan. 6, 2005, Mar. 25, 2008.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/151,791, filed Jun. 14, 2005, Mar. 25, 2008.
Non-Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 10/944,320, filed Sep. 17, 2004, Apr. 8, 2008.
Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, “Draft Standard for a High-Speed Memory Interface (SyncLink),” Draft 0.99 IEEE P1596.7-199X, pp. 1-66 (1996).
Yoo, Hoi-Jun, et al., “A 150 MHZ 8-Bank 256M Synchronous DRAM with Wave Pipelining Methods,” IEEE ISSCC, Digest of Technical Papers, p
Barth Richard M.
Bystrom Todd W.
Davis Paul G.
Hampel Craig E.
May Bradley A.
Rambus Inc.
Suryawanshi Suresh K
Vierra Magen Marcus & DeNiro LLP
LandOfFree
System and module including a memory device having a power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and module including a memory device having a power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and module including a memory device having a power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4133111