Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – Addressing cache memories
Patent
1996-06-19
1998-12-01
Swann, Tod R.
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
Addressing cache memories
711118, 711154, 711167, 39518322, 395838, G06F 1200, G06F 1300
Patent
active
058453105
ABSTRACT:
An integrated diagnostics system within a processing system for monitoring and identifying performance problems within the processing system. The processing system including at least one processor and at least one memory unit, wherein the processor is operable to read one or more addressable memory locations within the memory unit. The integrated diagnostics system including an integrated monitor for counting cache misses and idle time suffered by the processor waiting to read a first addressable memory location within the memory unit.
REFERENCES:
patent: 4464712 (1984-08-01), Fletcher
patent: 4885680 (1989-12-01), Anthony et al.
patent: 5072376 (1991-12-01), Ellsworth
patent: 5072418 (1991-12-01), Boutaud et al.
patent: 5097437 (1992-03-01), Larson
patent: 5239641 (1993-08-01), Horst
patent: 5247653 (1993-09-01), Hung
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5325499 (1994-06-01), Kummer et al.
patent: 5361391 (1994-11-01), Westberg
patent: 5384906 (1995-01-01), Horst
patent: 5386526 (1995-01-01), Mitra et al.
patent: 5392436 (1995-02-01), Jansen et al.
patent: 5398325 (1995-03-01), Chang et al.
patent: 5463775 (1995-10-01), DeWitt et al.
patent: 5537541 (1996-07-01), Wibecan
patent: 5581745 (1996-12-01), Mukaoka
Design of the Standord DASH Multiprocessor, Daniel Lenoski et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
The Directory-Based Cache Coherence Protocol for the DASH Microprocessor, Daniel Lenoski, et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors, Kourosh Gharachorloo, Computer Systems Library, Stanford University, Mar. 1993.
The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor, Daniel Lenoski, Dec. 1991.
Hewlett-Packard Co.
Swann Tod R.
Thai Tuan V.
LandOfFree
System and methods for performing cache latency diagnostics in s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and methods for performing cache latency diagnostics in s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and methods for performing cache latency diagnostics in s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2403639