Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-06-14
2011-06-14
Chase, Shelly A (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07962825
ABSTRACT:
Disclosed is a system and methods for accelerating network protocol processing for devices configured to process network traffic at relatively high data rates. The system incorporates a hardware-accelerated protocol processing module that handles steady state network traffic and a software-based processing module that handles infrequent and exception cases in network traffic processing.
REFERENCES:
patent: 6226680 (2001-05-01), Boucher et al.
patent: 6247060 (2001-06-01), Boucher et al.
patent: 6427171 (2002-07-01), Craft et al.
patent: 6427173 (2002-07-01), Boucher et al.
patent: 6434620 (2002-08-01), Boucher et al.
patent: 6591302 (2003-07-01), Boucher et al.
patent: 6658480 (2003-12-01), Boucher et al.
patent: 6697868 (2004-02-01), Craft et al.
patent: 7058723 (2006-06-01), Wilson
patent: 7089293 (2006-08-01), Grosner et al.
patent: 2003/0158906 (2003-08-01), Hayes
patent: 2003/0191932 (2003-10-01), Allen et al.
Broadcom, BCM5706 Product Brief © 2004 by Broadcom Corporation.
End System Optimizations for High-Speed TCP, IEEE Communications Magazine, Apr. 2001.
Meet the Engineers Networking Reception, Intel Developer Forum, © 2002 Intel Corporation.
Alacritech® SES1001 iSCSI Accelerator, iSCSI Controller for Microsoft iSCSI Software Initiator, © Alacritech 2004.
Silverback iSNAP™ 2100, IP Storage Network Access Processor, © 2002 Silverback Systems.
Silverback iSNAP™ 2110, IP Storage Network Access Processor, © 2004 Silverback Systems.
iSCSI Controller, 1-Gbps iSCSI to 133-MHz PC1-X Controller, ISP4010, © 2003 QLogic Corporation.
Aristos Logic, Intelligent Storage Processors, A Powerful Building Block for RAID and Virtualization Systems.
The Linley Group, A guide to Storage Networking Silicon, Second Edition, Published Dec. 2003, © 2003 The Linley Group, Inc.
IBM PowerPC 440GX Embedded Processor Data Sheet; Jun. 30, 2004.
10 GEA, Introduction to TCP/IP Offload Engine (TOE), Version 1.0, Apr. 2002.
Wang Linghsiao
Xu Li
Chase Shelly A
Knobbe Martens Olson & Bears, LLP
Promise Technology Inc.
LandOfFree
System and methods for high rate hardware-accelerated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and methods for high rate hardware-accelerated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and methods for high rate hardware-accelerated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2635723