Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1997-07-17
1998-09-15
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711203, 39518304, 395406, 395500, 395527, 395565, 395733, 395735, 395868, 395869, G06F 1210, G06F 9455
Patent
active
058095594
ABSTRACT:
A method and apparatus using a virtual addressing buffer circuit afford address mapping and control flexibility to provide a unique opportunity for device emulation and software debugging. The method permits the emulation of a device which is physically not present in a CPU controlled system utilizing a virtual addressing buffer circuit. The method includes the step of storing a match address which corresponds to an address location of the device. The virtual addressing buffer intercepts an address request from a CPU for the address location of the device. Bits of the requested address which are not relevant to a determination of whether the requested address matches the match address are filtered out to produce a filtered request address. The filtered request address is compared with the match address, and a match indicator is activated when the filtered requested address matches the match address. A terminate command is provided to a bus controller connected to the CPU and a local memory when the match indicator is active. An interrupt sent to the CPU from the bus controller in response to the terminate command interrupts the CPU. An interrupt routine triggered by the CPU interruption copies emulated data stored in local memory to a memory status buffer. Upon completion of the interrupt routine, a second virtual addressing buffer circuit copies the emulated data stored in the local memory status buffer to the CPU so that it appears that the emulated device responded.
REFERENCES:
patent: 3938101 (1976-02-01), Lewis et al.
patent: 4253145 (1981-02-01), Goldberg
patent: 4459661 (1984-07-01), Kaneda et al.
patent: 4787026 (1988-11-01), Barnes et al.
patent: 4812967 (1989-03-01), Hirosawa et al.
patent: 4837674 (1989-06-01), Takane
patent: 5093776 (1992-03-01), Morss et al.
patent: 5101339 (1992-03-01), Fairman et al.
patent: 5109521 (1992-04-01), Culley
patent: 5155838 (1992-10-01), Kishi
patent: 5161218 (1992-11-01), Catlin
patent: 5187792 (1993-02-01), Dayan et al.
patent: 5193170 (1993-03-01), Lam
patent: 5202994 (1993-04-01), Begur et al.
patent: 5210875 (1993-05-01), Bealkowski et al.
patent: 5280627 (1994-01-01), Flaherty et al.
patent: 5301328 (1994-04-01), Begur et al.
patent: 5305445 (1994-04-01), Nishikawa
patent: 5309568 (1994-05-01), Ghosh et al.
patent: 5341494 (1994-08-01), Thayer et al.
patent: 5375225 (1994-12-01), Dean
patent: 5450558 (1995-09-01), Lugwig
patent: 5511202 (1996-04-01), Combs et al.
i486.TM. Processor Programmer's Reference Manual, Intel Corporation, 1990, Sections 5.3, 5.4 and 10.5, pp. 5-17 through 5-25 and pp. 10-6 through 10-9.
Intel486.TM. DX Microprocessor Data Book, Intel Corporation, 1991, pp. 1 and 131-134.
AST Research Inc.
Chan Eddie P.
Kim Hong C.
LandOfFree
System and method utilizing a virtual addressing buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method utilizing a virtual addressing buffer circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method utilizing a virtual addressing buffer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-104917