System and method to reduce jitter

Details System and method to reduce jitter System and method to reduce jitter

2004-10-19

2009-10-06

Ghayour, Mohammad H (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S226000, C375S375000, C375S349000, C702S069000, C370S516000, C370S517000, C370S518000, C384S497000

Reexamination Certificate

active

07599458

ABSTRACT:
One disclosed embodiment may comprise an interpolation system that includes an interpolator that interpolates between a selected phase from a preceding cycle and a selected phase from a current cycle to provide an interpolated phase for the current cycle. An edge of the interpolated phase for the current cycle has reduced jitter relative to an edge of a corresponding phase of the current cycle. A delay system delays a plurality of other phases of the current cycle to provide delayed other phases, the delayed other phases and the interpolated phase for the current cycle collectively defining a set of adjusted phases for the current cycle.

REFERENCES:
patent: 6094082 (2000-07-01), Gaudet
patent: 6121808 (2000-09-01), Gaudet
patent: 6380774 (2002-04-01), Saeki
patent: 6564359 (2003-05-01), Saeki
patent: 6642760 (2003-11-01), Alon et al.
patent: 6693496 (2004-02-01), Lebouleux
patent: 6771107 (2004-08-01), Saeki
patent: 6784714 (2004-08-01), Nakamura
patent: 6900676 (2005-05-01), Tamura
patent: 7103855 (2006-09-01), Saeki
patent: 7266169 (2007-09-01), Zhang
patent: 7295578 (2007-11-01), Lyle et al.
patent: 2003/0099321 (2003-05-01), Juan et al.
patent: 2003/0152181 (2003-08-01), Stengel et al.
patent: 2004/0057546 (2004-03-01), Badets et al.
patent: 2005/0060616 (2005-03-01), Cho et al.
John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
David J. Foley and Michael P. Flynn, “A 3.3V, 1.6GHz, Low-Jitter, Self-Correcting DLL Based Clock Synthesizer in 0.5um CMOS”, (date unknown).
“A Low Jitter, Fast Locking Delay Locked Loop Using Measure and Control Scheme”, (Author and date unknown).

Affiliated with

Also associated with

Rating

System and method to reduce jitter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method to reduce jitter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to reduce jitter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4088875