Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2011-06-07
2011-06-07
Tsai, Henry W (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C712S032000
Reexamination Certificate
active
07958285
ABSTRACT:
A system and method of deterministically transferring data from a first clock domain to a second clock domain includes writing data to a buffer, communicating a read status from the first clock domain to the second clock domain and reading data from the buffer into the second clock domain at a clock rate of the second domain. The buffer is accessible by both one or more devices in each of the first clock domain and the second clock domain and the read status is communicated from the first clock domain to the second clock domain when the second clock domain enables the read status to be communicated from the first clock domain to the second clock domain.
REFERENCES:
patent: 5905766 (1999-05-01), Nguyen
patent: 6033441 (2000-03-01), Herbert
patent: 6166963 (2000-12-01), Wen
patent: 6718411 (2004-04-01), Creedon et al.
patent: 6934198 (2005-08-01), Lowe et al.
patent: 6937172 (2005-08-01), Lowe et al.
patent: 6956776 (2005-10-01), Lowe et al.
patent: 7107393 (2006-09-01), Sabih
patent: 7161849 (2007-01-01), Lowe et al.
patent: 7233977 (2007-06-01), Gupta et al.
patent: 7254677 (2007-08-01), Lowe et al.
patent: 7310396 (2007-12-01), Sabih
patent: 7451332 (2008-11-01), Culbert et al.
patent: 7499365 (2009-03-01), Yu
patent: 7519788 (2009-04-01), LaBerge
patent: 7873762 (2011-01-01), Wang et al.
patent: 2001/0042219 (2001-11-01), Robertson
patent: 2002/0129196 (2002-09-01), Volk et al.
patent: 2004/0028164 (2004-02-01), Jiang et al.
patent: 2004/0193936 (2004-09-01), Kelly
patent: 2006/0075162 (2006-04-01), Shiraishi
patent: 2007/0008758 (2007-01-01), Waldrop
patent: 2007/0177701 (2007-08-01), Thanigasalam
patent: 2008/0034246 (2008-02-01), Kelly
patent: 2009/0119531 (2009-05-01), Wang et al.
Altera, “Single- and Dual-Clock FIFO Megafunction User Guide” Sep. 2005, Altera.
Dave Altaville, Intel's Pentium 4 3GHz With 800 MHz System Bus and the i875P “Canterwood” Chipset, Apr. 14, 2003, HH Editor in Processors.
Chiu Frank C.
Jones Ian
Pradhan Anup
Martine & Penilla & Gencarella LLP
Oracle America Inc.
Sun Michael
Tsai Henry W
LandOfFree
System and method to facilitate deterministic testing of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method to facilitate deterministic testing of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to facilitate deterministic testing of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2680382