Electrical computers and digital data processing systems: input/ – Input/output data processing – Data transfer specifying
Reexamination Certificate
2001-09-04
2004-05-11
Elamin, A. (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Data transfer specifying
C710S022000, C710S025000, C711S112000, C711S114000, C370S231000, C370S352000
Reexamination Certificate
active
06735645
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to network storage systems and memory controller architecture and more specifically to a method and system to eliminate race conditions in memory controller architectures.
BACKGROUND OF THE INVENTION
The utilization and expansion of computer technology has increased the necessity of inexpensive and reliable data storage. One example of inexpensive and reliable data storage is the Redundant Array of Inexpensive Disks (RAID) system. RAID implementations enhance the reliability and integrity of data storage through the redundant writing of data across a given number of physical disks.
In the past, peripheral component interconnect (PCI) internal busses were utilized for RAID array controllers. PCI busses perfomed well in that they could operate without creating memory race conditions by producing an immediate write operation that could be completed in a short period of time. However, the utilization of PCI busses is accompanied by a limited amount of bandwidth and difficulty in expansion. Other types of internal architectures are now being utilized to transport data between processors and input/output devices such as INFINIBAND which allow greater bandwidth and easier expansion. A problem with internal architectures other than PCI for RAID controllers is race conditions whereby undesirable results may occur due to the critical dependence on the relative timing of events.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a system and method for eliminating race conditions in RAID controllers while utilizing a high bandwidth internal architecture for data flow. In one embodiment of the invention, a system of the present invention may include a memory controller which may delay an acknowledgment to a requester until the resulting memory operation has been completed. In another embodiment of the invention, a method of the present invention may provide remote direct memory access without coherency problems and data corruption problems while a high bandwidth data flow internal architecture is being utilized.
REFERENCES:
patent: 5566304 (1996-10-01), Regal
patent: 6298041 (2001-10-01), Packer
patent: 6600737 (2003-07-01), Lai et al.
Gates Dennis E.
Henry Russell J.
Holt Keith W.
Weber Bret S.
Elamin A.
LSI Logic Corporation
Suiter - West PC LLO
LandOfFree
System and method to eliminate race conditions in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method to eliminate race conditions in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to eliminate race conditions in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3255022