Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2002-03-29
2004-09-14
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S003000, C710S008000, C710S104000
Reexamination Certificate
active
06792478
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to data transfer, processor, and memory technologies. More specifically, the present invention relates to a system and method to configure input/output (IO) devices to use selected pairs of port addresses.
BACKGROUND OF THE INVENTION
As computer devices and systems continue to advance and become more complex, effective and efficient techniques for transferring data between various components in computer systems have become more and more important in system design and implementation. In particular, data transfer between I/O devices and other components of a computer system has been frequently examined and improved in order to improve the system's performance and reliability. Generally, a computer system may include multiple I/O devices that are coupled to one or more components in the system (e.g., a controller) via a bus. In such a system, there exists a need to configure addresses of the I/O devices without causing address conflicts and contention on the bus to which the I/O devices are coupled.
REFERENCES:
patent: 5367695 (1994-11-01), Narad et al.
patent: 5392407 (1995-02-01), Heil et al.
patent: 5499346 (1996-03-01), Amini et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5537654 (1996-07-01), Bedingfield et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5555430 (1996-09-01), Gephardt et al.
patent: 5579522 (1996-11-01), Christenson et al.
patent: 5761458 (1998-06-01), Young et al.
patent: 5790849 (1998-08-01), Crocker et al.
patent: 5809330 (1998-09-01), Ninomiya
patent: 5826105 (1998-10-01), Burstein et al.
patent: 5845136 (1998-12-01), Babcock
patent: 5854905 (1998-12-01), Garney
patent: 6047373 (2000-04-01), Hall et al.
patent: 6256731 (2001-07-01), Hall et al.
patent: 6415343 (2002-07-01), Fensore et al.
Low Pin Count (LPC) INterface Specification, Revision 1.0, Sep. 29, 1997.
Joshi Aniruddha P.
Munguia Peter R.
Gaffin Jeffrey
Sorrell Eron
LandOfFree
System and method to configure input/output (IO) devices to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method to configure input/output (IO) devices to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to configure input/output (IO) devices to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3260216