System and method of selectively accessing a register file

Details System and method of selectively accessing a register file System and method of selectively accessing a register file

2011-07-12

2011-07-12

Alrobaye, Idriss N (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C712S223000

Reexamination Certificate

active

07979681

ABSTRACT:
In a particular embodiment, a method is disclosed that includes identifying a first block of bits within a result to be written to a destination register by an execution unit. The result includes a plurality of bits having the first block of bits and a second block of bits. The first block of bits has a value of zero. The method further includes providing an encoded bit value representing the first block of bits to a control register and selectively writing the second block of bits, but not the first block of bits, to the destination register. The destination register is sized to receive the first and second blocks of bits.

REFERENCES:
patent: 3454929 (1969-07-01), Hynes
patent: 4247891 (1981-01-01), Flynn et al.
patent: 4276607 (1981-06-01), Wong
patent: 4748575 (1988-05-01), Ashkin et al.
patent: 5091874 (1992-02-01), Watanabe et al.
patent: 5742538 (1998-04-01), Guttag et al.
patent: 5968165 (1999-10-01), Hansen
patent: 6173300 (2001-01-01), Mahurin
patent: 6256715 (2001-07-01), Hansen
patent: 6381622 (2002-04-01), Lie
patent: 6745336 (2004-06-01), Martonosi et al.
patent: 6948051 (2005-09-01), Rivers et al.
patent: 2003/0146858 (2003-08-01), Chen et al.
patent: 2007/0220023 (2007-09-01), Dean et al.
patent: 2009/0276432 (2009-11-01), Hokenek et al.
patent: 2006071385 (2006-07-01), None
Canal R et al: “Very Low Power Pipelines Using Significance Compression” Proceedings of the Annual International Sympsium Onmicroarchitecture, (Dec. 10, 2000), pp. 181-190.
International Search Report—PCT/US08/084181, International Search Authority—European Patent Office—Feb. 9, 2009.
Kucuk G et al: “Energy-Efficient Instruction Dispatch Buffer Design for Superscalar Processors” Proceedings of the 2001 International Symposium on Low Power Electronics and Design, ISLPED. Huntington Beach, CA, Aug. 6-7, 2001; [International Symposium on Low Power Electronics and Design], New York, NY: ACM, US, (Aug. 6, 2001), pp. 237-242.
Written Opinion—PCT/US08/084181, International Search Authority—European Patent Office—Feb. 9, 2009.

Affiliated with

Also associated with

Rating

System and method of selectively accessing a register file does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method of selectively accessing a register file, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of selectively accessing a register file will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2649735