Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2011-05-24
2011-05-24
Tabone, Jr., John J (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C711S100000, C326S008000, C713S193000
Reexamination Certificate
active
07949912
ABSTRACT:
A system and method of securing data stored in a memory are disclosed. The method comprises storing a payload data in a memory in one of first and second states related by a transform, reading the payload data from the memory, attempting to use the payload data for an application, verifying the payload data as being in the first state, transforming the payload data as a function of the transform in response to verifying that the payload data is in the second state, and repeating performing the verifying and transforming steps until the payload data is verified as being in the first state.
REFERENCES:
patent: 4997288 (1991-03-01), Rosenow
patent: 7707371 (2010-04-01), Goheer et al.
patent: 2003/0094499 (2003-05-01), Endo et al.
patent: 2005/0238175 (2005-10-01), Plotkin et al.
patent: 2006/0023486 (2006-02-01), Furusawa et al.
patent: 2007/0047395 (2007-03-01), Skeeter et al.
patent: 2007/0098158 (2007-05-01), Tapson
patent: 2007/0300031 (2007-12-01), Jevans et al.
patent: 2008/0002830 (2008-01-01), Cherkasov et al.
patent: 2008/0126766 (2008-05-01), Chheda et al.
patent: 2009/0100212 (2009-04-01), Boyd et al.
patent: 2010/0138619 (2010-06-01), Benavides
Cisco Systems, Inc., Cisco MDS 9000 Family Secure Erase Configuration Guide for Cisco MDS 9500 and 9200 Series, Jun. 2008, pp. i-viii, 1-1 to I1.
Kissel et al., Guidelines for Media Sanitization Recommendations of the National Institute of Standards and Technology, Sep. 2006, NIST Special Publication 800-88, pp. 1-43.
Kok, Data Remanence in Microcontrollers, 2007, University of Twente, pp. 1-17.
Gutmann, Peter; “Data Remanence in Semiconductor Devices. Abstract”; Security '01 Abstract; Security '01 Technical Program; downloaded on Feb. 11, 2008 from http://www.usenix.org/events/sec01/gutmann.html; pp. 1.
Gutmann, Peter; “Secure Deletion of Data from Magnetic and Solid-State Memory”; Sixth USENIX Security Symposium; downloaded on Feb. 5, 2008 from http://www.usenix.org/publications/library/proceedings/sec96/full—papers/gutmann'; pp. 77-90.
Trimberger, Steve; Security in SRAM FPGAs; IEEE Design and Test of Computers; Copublished by the IEEE CS and the IEEE CASS; Copyright 2007 IEEE; pp. 581.
Gutmann, Peter; “Data Remanence in Semiconductor Devices”; Last changes Apr. 30, 2002; pp. 1-19.
Dyer, Joan G. et al.; “Building the IBM 4758 Secure Coprocessor”; Copyright 2001 IEEE; Oct. 2001; pp. 57-66.
U.S. Appl. No. 12/354,721, filed Jan. 15, 2009, Trimberger, Stephen M., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 12/031,355, filed Feb. 14, 2008, Trimberger, Stephen M., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
George Thomas
McCombs David L.
Tabone, Jr. John J
Xilinx , Inc.
LandOfFree
System and method of securing data stored in a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of securing data stored in a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of securing data stored in a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2691987