System and method of reducing the rate of interrupts...

Details System and method of reducing the rate of interrupts... System and method of reducing the rate of interrupts...

2011-03-01

2011-03-01

Tsai, Henry W (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output access regulation

C710S047000, C710S260000, C712S233000, C713S500000, C713S502000, C718S102000

Reexamination Certificate

active

07899956

ABSTRACT:
Herein described are at least a system and a method of reducing or decreasing the rate of interrupts transmitted by a device to a microprocessor. In a representative embodiment, the device comprises a universal asynchronous receiver/transmitter. In a representative embodiment, the rate of interrupts is reduced by receiving and using a first signal as an input to a first counter. The first counter outputs a first count, and compares the first count to a value provided by a memory. Subsequently, a second signal is generated to initiate an interrupt when the first count equals the value. In a representative embodiment, a system for delaying transmission of an interrupt from a universal asynchronous receiver/transmitter (UART) to a microprocessor comprises a counter capable of generating a count, a memory capable of storing a value, and a comparator used for comparing the count to the value.

REFERENCES:
patent: 4949333 (1990-08-01), Gulick et al.
patent: 5140679 (1992-08-01), Michael
patent: 5278956 (1994-01-01), Thomsen et al.
patent: 5301275 (1994-04-01), Vanbuskirk et al.
patent: 5561826 (1996-10-01), Davies et al.
patent: 5604870 (1997-02-01), Moss et al.
patent: 5717870 (1998-02-01), Dobson
patent: 5805909 (1998-09-01), Diewald
patent: 6065089 (2000-05-01), Hickerson et al.
patent: 6219797 (2001-04-01), Liu et al.
patent: 6615305 (2003-09-01), Olesen et al.
patent: 7802030 (2010-09-01), Otsuji
patent: 2003/0149814 (2003-08-01), Burns et al.
patent: 2003/0171114 (2003-09-01), Hastings
patent: 2004/0059531 (2004-03-01), Tomida et al.
patent: 2004/0123008 (2004-06-01), Connor et al.

Affiliated with

Also associated with

Rating

System and method of reducing the rate of interrupts... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method of reducing the rate of interrupts..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of reducing the rate of interrupts... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2761506