Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-07-06
2011-12-27
Dudek, Jr., Edward (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S118000, C711S154000, C710S052000
Reexamination Certificate
active
08086785
ABSTRACT:
Systems and methods are provided for using page buffers of memory devices connected to a memory controller through a common bus. A page buffer of a memory device is used as a temporary cache for data which is written to the memory cells of the memory device. This can allow the memory controller to use memory devices as temporary caches so that the memory controller can free up space in its own memory.
REFERENCES:
patent: 4174536 (1979-11-01), Misunas et al.
patent: 4733376 (1988-03-01), Ogawa
patent: 4796231 (1989-01-01), Pinkham
patent: 4899316 (1990-02-01), Nagami
patent: 5038299 (1991-08-01), Maeda
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5136292 (1992-08-01), Ishida
patent: 5175819 (1992-12-01), Le Ngoc et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5249270 (1993-09-01), Stewart et al.
patent: 5280539 (1994-01-01), Yeom et al.
patent: 5365484 (1994-11-01), Cleveland et al.
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5440694 (1995-08-01), Nakajima
patent: 5452259 (1995-09-01), McLaury
patent: 5473563 (1995-12-01), Suh et al.
patent: 5473566 (1995-12-01), Rao
patent: 5473577 (1995-12-01), Miyake et al.
patent: 5596724 (1997-01-01), Mullins et al.
patent: 5602780 (1997-02-01), Diem et al.
patent: 5636342 (1997-06-01), Jeffries
patent: 5671178 (1997-09-01), Park et al.
patent: 5721840 (1998-02-01), Soga
patent: 5729683 (1998-03-01), Le et al.
patent: 5740379 (1998-04-01), Hartwig
patent: 5761146 (1998-06-01), Yoo et al.
patent: 5771199 (1998-06-01), Lee
patent: 5802006 (1998-09-01), Ohta
patent: 5818785 (1998-10-01), Ohshima
patent: 5828899 (1998-10-01), Richard et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5859809 (1999-01-01), Kim
patent: 5872994 (1999-02-01), Akiyama et al.
patent: 5937425 (1999-08-01), Ban
patent: 5941974 (1999-08-01), Babin
patent: 5959930 (1999-09-01), Sakurai
patent: 5995417 (1999-11-01), Chen et al.
patent: 6002638 (1999-12-01), John
patent: 6085290 (2000-07-01), Smith et al.
patent: 6091660 (2000-07-01), Sasaki et al.
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6148364 (2000-11-01), Srinivasan et al.
patent: 6178135 (2001-01-01), Kang
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6304921 (2001-10-01), Rooke
patent: 6317350 (2001-11-01), Pereira et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6438064 (2002-08-01), Ooishi
patent: 6442098 (2002-08-01), Kengeri
patent: 6453365 (2002-09-01), Habot
patent: 6456528 (2002-09-01), Chen
patent: 6535948 (2003-03-01), Wheeler et al.
patent: 6584303 (2003-06-01), Kingswood et al.
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6611466 (2003-08-01), Lee et al.
patent: 6658582 (2003-12-01), Han
patent: 6680904 (2004-01-01), Kaplan et al.
patent: 6697936 (2004-02-01), Johnson
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6717847 (2004-04-01), Chen
patent: 6732221 (2004-05-01), Ban
patent: 6754807 (2004-06-01), Parthasarathy et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6788609 (2004-09-01), Yamagami et al.
patent: 6807103 (2004-10-01), Cavaleri et al.
patent: 6807106 (2004-10-01), Gonzales et al.
patent: 6816933 (2004-11-01), Andreas
patent: 6850443 (2005-02-01), Lofgren et al.
patent: 6853557 (2005-02-01), Haba et al.
patent: 6853573 (2005-02-01), Kim et al.
patent: 6928501 (2005-08-01), Andreas et al.
patent: 6944697 (2005-09-01), Andreas
patent: 6950325 (2005-09-01), Chen
patent: 6967874 (2005-11-01), Hosono
patent: 6996644 (2006-02-01), Schoch et al.
patent: 7073022 (2006-07-01), El-Batal et al.
patent: 7111140 (2006-09-01), Estakhri et al.
patent: 7123541 (2006-10-01), Bell et al.
patent: 7130958 (2006-10-01), Chou et al.
patent: 7165153 (2007-01-01), Vogl
patent: 7190617 (2007-03-01), Harari et al.
patent: 7650459 (2010-01-01), Eilbert et al.
patent: 7774537 (2010-08-01), Pyeon et al.
patent: 2002/0124129 (2002-09-01), Zilberman
patent: 2002/0161941 (2002-10-01), Chue et al.
patent: 2004/0001380 (2004-01-01), Becca et al.
patent: 2004/0019736 (2004-01-01), Kim et al.
patent: 2004/0024960 (2004-02-01), King et al.
patent: 2004/0039854 (2004-02-01), Estakhri et al.
patent: 2004/0199721 (2004-10-01), Chen
patent: 2004/0230738 (2004-11-01), Lim et al.
patent: 2004/0230743 (2004-11-01), Ware et al.
patent: 2005/0120163 (2005-06-01), Chou et al.
patent: 2005/0160218 (2005-07-01), See et al.
patent: 2005/0213421 (2005-09-01), Polizzi et al.
patent: 2005/0286298 (2005-12-01), Hyvonen et al.
patent: 2006/0050594 (2006-03-01), Park
patent: 2006/0198202 (2006-09-01), Erez
patent: 2006/0224789 (2006-10-01), Cho et al.
patent: 2006/0271605 (2006-11-01), Petruzzo
patent: 2007/0050536 (2007-03-01), Kolokowsky
patent: 2007/0177436 (2007-08-01), Davis et al.
patent: 2008/0155207 (2008-06-01), Eilert et al.
patent: 2008/0205168 (2008-08-01), Pyeon et al.
patent: 2010/0275056 (2010-10-01), Pyeon et al.
patent: 0952525 (1999-10-01), None
patent: WO 01/69411 (2001-09-01), None
patent: 2008/098349 (2008-08-01), None
Hara, T. et al., “A 146mm2 8Gb NAND Flash Memory with 70nm CMOS Technology”, ISSCC Session 2 Non-Volatile Memory 2.1, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 44, 45 and 584.
Byeon, D. et al., “An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology”, ISSCC Session 2 Non-Volatile Memory 2.2, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 46 and 47.
Tanzawa, T. et al., “Circuit Techniques for a 1.8-V-Only NAND Flash Memory”, IEEE Journal of Solid-State Circuits, vol. 37, No. 1, Jan. 2002, pp. 84-89.
Saito, et al., “A Programmable 80ns 1Mb CMOS EPROM”, IEEE ISSCC Digest of Technical Papers, Feb. 14, 1985, pp. 176-177, 340.
Momodomi, M. et al., “A 4 Mb NAND EEPROM with tight programmed Vt Distribution”, IEEE Journal of Solid-State Circuits, vol. 26, Issue 4, Apr. 1991, pp. 492-496.
Ohtsuka, N. et al., “A 4-Mbit CMOS EPROM”, IEEE Journal of Solid-State Circuits, vol. 22, Issue 5, Oct 1987, pp. 669-675.
Kim, et al. “A 120-mm2 64 Mb NAND Flash Memory Archieving 180 ns/Byte Effective Program Speed,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1977, pp. 670-680.
Suh, K. et al., “A 3.3 V 32 Mb Nand Flash Memory with Incremental Step Pulse Programming Scheme”, IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1156.
Takeuchi, K. et al., “A multipage cell architecture for high-speed programming multilevelNAND flash memories”, IEEE Journal of Solid-State Circuits, vol. 33, Issue 8, Aug. 1998, pp. 1228-1238.
Tanzawa, et al., “A dynamic analysis of the Dickson charge pump circuit;” IEEE J. Solid-State Circuits, vol. 32, No. 8, pp. 1231-1240, Aug. 1997.
Tanaka, T. et al., “A quick intelligent page-programming architecture and a shieldedbitline sensing method for 3 Vonly NAND flash memory”, IEEE Journal of Solid-state Circuits, vol. 29, Issue 11, Nov. 1994, pp. 1366-1373.
Imamiya, K. et al., “A 125-mm2 1-Gb NAND Flash Memory with 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Lee, J. et al., “High-Performance 1-Gb NAND Flash Memory with 0.12-m Technology”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1502-1509.
Jung, T. et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
Tomita, N. et al., “A 62-ns 16Mb CMOS EPROMm with Voltage Stress Relaxation Technique” IEEE Journal of Solid- State Circuits vol. 26, No. 11, Nov. 1991, pp. 1593-1599.
Cho, T. et al., “A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1700-1706.
Kirisawa, R. et al., “A Nand Structured Cell with a new Programming Technology for Highly
Kim Jin-Ki
Oh HakJune
Pyeon Hong Beom
Dudek, Jr. Edward
Mosaid Technologies Incorporated
LandOfFree
System and method of page buffer operation for memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of page buffer operation for memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of page buffer operation for memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4260503