System and method of mastering a serial bus

Details System and method of mastering a serial bus System and method of mastering a serial bus

2006-05-02

2006-05-02

Myers, Paul R. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S018000, C710S119000

Reexamination Certificate

active

07039734

ABSTRACT:
A method and method of mastering a serial bus. A serial bus is monitored in order to detect a quiescent period on the bus. Responsive to a detection of a quiescent period, bus signals to a first master device of the serial bus are interrupted, isolating the first bus master from the rest of the bus. Once the first bus master is isolated, a second bus master may operate on the bus, free from potential deleterious interference from the first bus master. When the second bus master is finished operating, it may cause the re-coupling of the bus, restoring the capability of the first bus master to operate.

REFERENCES:
patent: 5506995 (1996-04-01), Yoshimoto et al.
patent: 5870573 (1999-02-01), Johnson
patent: 5892933 (1999-04-01), Voltz
patent: 5983302 (1999-11-01), Christiansen et al.
patent: 6173351 (2001-01-01), Garnett et al.
patent: 6182178 (2001-01-01), Kelley et al.
patent: 6209051 (2001-03-01), Hill et al.
patent: 6233635 (2001-05-01), Son
patent: 6339806 (2002-01-01), Foster et al.
patent: 6363452 (2002-03-01), Lach
patent: 6591322 (2003-07-01), Ervin et al.
patent: 6658507 (2003-12-01), Chan
patent: 6701402 (2004-03-01), Alexander et al.
patent: 6715012 (2004-03-01), Nygren
patent: 6760852 (2004-07-01), Gulick
patent: 2002/0108076 (2002-08-01), Barenys et al.
patent: 2002/0129186 (2002-09-01), Emerson et al.
patent: 2003/0212847 (2003-11-01), Bandholz et al.
patent: 2004/0036808 (2004-02-01), Lendaro
Bursky, Dave; “The move to Serial Bus Interfaces Promises Pin-Count Reductions”; Electric Design; Aug. 5, 2002; available online <http://www.elecdesign.com/Articles/Articled/2588/2588.html>.
Phillips Semiconductors; “The 12C-Bus Specification”; Phillips Semiconductors; Version 2.1; Jan. 2000.
Tanenbaun, Andrew S.; “Structured Computer Organization”; Third Revision; Prentice-Hall, Inc.; 1990; pp. 11-13.

Affiliated with

Also associated with

Rating

System and method of mastering a serial bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method of mastering a serial bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of mastering a serial bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3638026