Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2005-01-11
2005-01-11
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S052000, C710S055000, C710S057000, C711S113000, C711S118000, C711S125000
Reexamination Certificate
active
06842801
ABSTRACT:
A method and system for writing data which includes the steps of: receiving a write command, storing associated data in a buffer memory, determining whether or not enough free space exists in the buffer memory to store a subsequent unit of write data, and sending a “command complete” signal to the external device, if it is determined that there exists enough free space to store a subsequent unit of write data. The disk drive unit includes: a random access recording medium, a command memory, a buffer memory, and a logic circuit for determining whether or not enough free space exists in the buffer memory to store a subsequent unit of write data, with a predetermined reference value representing the amount of free space occupied by a typical unit of write data.
REFERENCES:
patent: 5450546 (1995-09-01), Krakirian
patent: 5561823 (1996-10-01), Anderson
patent: 6622206 (2003-09-01), Kanamaru et al.
patent: 2000019379 (2000-01-01), None
Dillon & Yudell LLP
Hitachi Global Storage Technologies - Netherlands B.V.
Peyton Tammara
Raissinia Abdy
LandOfFree
System and method of implementing a buffer memory and hard... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of implementing a buffer memory and hard..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of implementing a buffer memory and hard... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3387699