Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-09-22
2000-08-22
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
709231, 709232, 709233, 709234, 709235, 710 15, 710 18, 710 29, 710 36, 710 39, 710108, 710129, G06F 1300
Patent
active
06108736&
ABSTRACT:
A system and method for controlling the flow of information between devices. A count is maintained representative of requests issued by a first device. The count is incremented for each packet issued by a first device and decremented for each packet received at the first device. A maximum buffer count, which corresponds to the capacity of the buffer is used to perform flow control by determining when the maximum buffer count is to be exceeded by the issuance of a packet by the first device. If the count is to be exceed, issuance of packets by the first device is prevented until the maximum buffer count will not be exceeded by issuance of the packet.
REFERENCES:
patent: 4503499 (1985-03-01), Mason et al.
patent: 4719621 (1988-01-01), May
patent: 4922486 (1990-05-01), Lidinsky et al.
patent: 4941089 (1990-07-01), Fisher
patent: 5101347 (1992-03-01), Balakrishnan et al.
patent: 5193090 (1993-03-01), Filipiak et al.
patent: 5257258 (1993-10-01), Birman et al.
patent: 5325492 (1994-06-01), Bonevento et al.
patent: 5361252 (1994-11-01), Sallberg et al.
patent: 5404171 (1995-04-01), Golstein et al.
patent: 5448708 (1995-09-01), Ward
patent: 5467464 (1995-11-01), Oprescu et al.
patent: 5491799 (1996-02-01), Kreuzenztein et al.
patent: 5499338 (1996-03-01), Gercekci et al.
patent: 5541919 (1996-07-01), Yong et al.
patent: 5548733 (1996-08-01), Sarangdhar et al.
patent: 5574862 (1996-11-01), Marianetti, II
patent: 5625779 (1997-04-01), Solomon et al.
patent: 5634015 (1997-05-01), Chang et al.
patent: 5657457 (1997-08-01), Gaskins
patent: 5659718 (1997-08-01), Osman et al.
patent: 5668971 (1997-09-01), Neufeld
patent: 5671441 (1997-09-01), Glassen et al.
patent: 5729760 (1998-03-01), Poisner
patent: 5751969 (1998-05-01), Kapoor
patent: 5758166 (1998-05-01), Ajanovic
patent: 5764961 (1998-06-01), Bhat
patent: 5768545 (1998-06-01), Solomon et al.
patent: 5768546 (1998-06-01), Kwon
patent: 5771356 (1998-06-01), Leger et al.
patent: 5784579 (1998-07-01), Pawlowski et al.
patent: 5802278 (1998-09-01), Isfeld et al.
patent: 5862338 (1999-01-01), Walker et al.
Galles, Williams, "Performance Optimizations, Implementation, and Verification of the SGI Challenge Multiprocessor", Silicon Graphics Computer Systems, Proceedings so the Twenty-Seventh Annual Hawaii International Conference on System Sciences, 1994.
Auve Glenn A.
Intel Corporation
Jean Frantz Blanchard
LandOfFree
System and method of flow control for a high speed bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of flow control for a high speed bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of flow control for a high speed bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-594631