Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2006-12-12
2006-12-12
Portka, Gary (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S154000
Reexamination Certificate
active
07149867
ABSTRACT:
A reconfigurable processor that includes a computational unit and a data prefetch unit coupled to the computational unit, where the data prefetch unit retrieves data from a memory and supplies the data to the computational unit through memory and a data access unit, and where the data prefetch unit, memory, and data access unit is configured by a program. Also, a reconfigurable hardware system that includes a common memory; and one or more reconfigurable processors coupled to the common memory, where at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the unit and the common memory, and where the data prefetch unit is configured by a program executed on the system. In addition, a method of transferring data that includes transferring data between a memory and a data prefetch unit in a reconfigurable processor; and transferring the data between a computational unit and the data prefetch unit.
REFERENCES:
patent: 6076152 (2000-06-01), Huppenthal et al.
patent: 6243791 (2001-06-01), Vondran, Jr.
patent: 6247110 (2001-06-01), Huppenthal et al.
patent: 6460122 (2002-10-01), Otterness et al.
patent: 6507898 (2003-01-01), Gibson et al.
patent: 6594736 (2003-06-01), Parks
patent: 6714041 (2004-03-01), Darling et al.
patent: 2003/0046492 (2003-03-01), Gschwind et al.
patent: 2003/0046530 (2003-03-01), Poznanovic
patent: 2003/0084244 (2003-05-01), Paulraj
patent: 2003/0088737 (2003-05-01), Burton
patent: 2003/0208658 (2003-11-01), Magoshi
patent: 2005/0044327 (2005-02-01), Howard et al.
“Summary: The Cache Read/Write Process,” The PC Guide, 2001, www.pcguide.com/ref/mbsys/cache/func.htm.
Chien et al., “Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor,” IEEE, 1999, pp. 1-13.
IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Standards Information Network, 2000, pp. 874.
Caliga David E.
Hammes Jeffrey
Poznanovic Daniel
Hogan & Hartson LLP
Kubida William J.
Martensen Michael C.
Portka Gary
SRC Computers, Inc.
LandOfFree
System and method of enhancing efficiency and utilization of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of enhancing efficiency and utilization of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of enhancing efficiency and utilization of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3705607