System and method for verification of off-chip processor code

Details System and method for verification of off-chip processor code System and method for verification of off-chip processor code

1999-04-01

2003-07-01

Darrow, Justin T. (Department: 2132)

Electrical computers and digital processing systems: support

Computer program modification detection by cryptography

C713S161000, C713S167000, C713S170000, C713S172000, C713S189000, C713S152000

Reexamination Certificate

active

06587947

ABSTRACT:

BACKGROUND
1. Field
This invention relates to the field of electronics. More particularly, the invention relates to an apparatus and method for integrity verification of code that is stored off-chip.
2. Related Art
Normally, one of the most critical elements for an electronic device is its processor. In general, a processor is an embedded controller that comprises an integrated circuit (IC) including processing logic and on-chip memory. The memory is considered to be “on-chip” if placed on a die forming the IC. For 32-bit Intel® microprocessor architectures (e.g., Intel® IA-32processors), all architecture functionality is implemented on-chip using a combination of hardware and microcode stored in the on-chip memory.
With the development of 64-bit Intel® microprocessor architectures (e.g., Intel® IA-64 processors), some non-performance critical architecture functionality is being considered for implementation in off-chip firmware code. The use of off-chip firmware code provides a few advantages.
One advantage is that the current die size constraints associated with IA-32 processors can be maintained or even reduced for subsequent generation technologies. For instance, additional run-time services can be added without increasing the size of the on-chip memory, and hence, the die size of the processor. Another advantage is that the overall performance of the processor can be enhanced. This is due to the fact that a lesser amount of architecture functionality is required to be placed in on-chip memory so that more die area is available for processing logic.
However, this off-chip firmware code offers disadvantages as well. For instance, when moving architectural functionality off-chip, the firmware code is more susceptible to corruption and other malicious attacks.
Hence, it would be desirable to develop an apparatus and method of operation that ensure that the firmware code is free from corruption or unauthorized replacement. Also, the apparatus and method would ensure that the firmware code originated from a particular source.
SUMMARY OF THE INVENTION
Briefly, one embodiment of the invention is an electronic system comprising a memory element to store Processor Abstraction Layer (PAL) code and a processor coupled to the memory element. The processor verifies the integrity of the PAL code prior to execution of the PAL code.


REFERENCES:
patent: 4206315 (1980-06-01), Matyas et al.
patent: 4215421 (1980-07-01), Giraud
patent: 4271482 (1981-06-01), Giraud
patent: 4462076 (1984-07-01), Smith, III
patent: 4578531 (1986-03-01), Everhart et al.
patent: 4951280 (1990-08-01), McCool et al.
patent: 5005200 (1991-04-01), Fischer
patent: 5097505 (1992-03-01), Weiss
patent: 5142579 (1992-08-01), Anderson
patent: 5214702 (1993-05-01), Fischer
patent: 5231666 (1993-07-01), Matyas
patent: 5323465 (1994-06-01), Avarne
patent: 5699428 (1997-12-01), McDonnal et al.
patent: 5802277 (1998-09-01), Cowlard
patent: 5844986 (1998-12-01), Davis

Affiliated with

Also associated with

Rating

System and method for verification of off-chip processor code does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for verification of off-chip processor code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for verification of off-chip processor code will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3027039