Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-12-05
2006-12-05
Bataille, Pierre (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S167000
Reexamination Certificate
active
07146471
ABSTRACT:
A memory system that employs simultaneous activation of at least two dissimilar memory arrays, during a data manipulation, such as read or write operations is disclosed. An exemplary embodiment includes a memory system containing a plurality of arrays, each in communication with a common controller, wherein the arrays are activated by different supply voltage (Vdd). When a processor sends a command to retrieve or write data to the memory system, two or more arrays are addressed to supply the required data. By proper partitioning of the data between dissimilar arrays, the efficiency of data reading is improved.
REFERENCES:
patent: 5541850 (1996-07-01), Vander Zanden et al.
patent: 5926396 (1999-07-01), Ohara
patent: 5978573 (1999-11-01), Ohara
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6421294 (2002-07-01), Hidaka
patent: 6457166 (2002-09-01), Shoyama
patent: RE38152 (2003-06-01), Ohara
patent: 6904585 (2005-06-01), Brittain et al.
patent: 2001/0019512 (2001-09-01), Hidaka
patent: 2003/0001621 (2003-01-01), Kim et al.
L. Benini, L. Macchiarulo, A. Macii, E. Macci, M. Poncino, “From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip”, Jun. 2001, ACM, pp. 784-789.
Kirihata Toshiaki
Luk Wing K.
Mueller Gerhard
Bataille Pierre
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
International Business Machines Corp.
Schlie Paul
LandOfFree
System and method for variable array architecture for memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for variable array architecture for memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for variable array architecture for memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3708183