System and method for validating channel transmission

Details System and method for validating channel transmission System and method for validating channel transmission

2007-10-24

2011-10-11

Chu, Gabriel (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S716000, C370S249000

Reexamination Certificate

active

08037356

ABSTRACT:
A system for validating communications between a plurality of processors is disclosed. The system includes a plurality of loop back paths, and each of the loop back paths is coupled to a corresponding one of the plurality of processors. In addition, each loop back path is configured to attenuate one of a plurality of signals transmitted from each of the corresponding ones of the plurality of processors so as to generate a plurality of loop back signals. A plurality of signal transmission paths are configured to carry a corresponding one of the plurality of signals from one of the plurality of processors to another of the plurality of processors, and a plurality of comparators compare the plurality of loop back signals to the plurality of transmission signals so as to enable the validity of each of the plurality of signals to be assessed.

REFERENCES:
patent: 3281833 (1966-10-01), Seidel
patent: 3930209 (1975-12-01), Popick et al.
patent: 4006320 (1977-02-01), Markl
patent: 4271513 (1981-06-01), Maejima et al.
patent: 4453215 (1984-06-01), Reid
patent: 4611320 (1986-09-01), Southard
patent: 4616312 (1986-10-01), Uebel
patent: 4627055 (1986-12-01), Mori et al.
patent: 4631719 (1986-12-01), Huffman et al.
patent: 4845609 (1989-07-01), Lighthart et al.
patent: 4967347 (1990-10-01), Smith et al.
patent: 5010544 (1991-04-01), Chang et al.
patent: 5023869 (1991-06-01), Grover et al.
patent: 5117442 (1992-05-01), Hall
patent: 5173896 (1992-12-01), Dariano
patent: 5199025 (1993-03-01), Miwa
patent: 5204952 (1993-04-01), Ayers et al.
patent: 5239641 (1993-08-01), Horst
patent: 5455914 (1995-10-01), Hashemi et al.
patent: 5519755 (1996-05-01), Meyer
patent: 5574981 (1996-11-01), Ahonen
patent: 5600784 (1997-02-01), Bissett et al.
patent: 5610493 (1997-03-01), Wieloch
patent: 5613127 (1997-03-01), Schultz
patent: 5630046 (1997-05-01), Loise
patent: 5704030 (1997-12-01), Kanzaki
patent: 5742589 (1998-04-01), Murata
patent: 5790294 (1998-08-01), Horiuchi et al.
patent: 5838899 (1998-11-01), Leavitt et al.
patent: 5903717 (1999-05-01), Wardrop
patent: 5918040 (1999-06-01), Jarvis
patent: 5999528 (1999-12-01), Chow et al.
patent: 6038685 (2000-03-01), Bissett et al.
patent: 6058120 (2000-05-01), Sabzevari
patent: 6073251 (2000-06-01), Jewett et al.
patent: 6175747 (2001-01-01), Tanishima et al.
patent: 6373923 (2002-04-01), Williamson et al.
patent: 6449732 (2002-09-01), Rasmussen et al.
patent: 6751761 (2004-06-01), Tendo
patent: 6754846 (2004-06-01), Rasmussen et al.
patent: 7496042 (2009-02-01), Johnson et al.
Doyle, J K et al. “The Starserver FT Computer Satisfies Customer Fault Tolerant Computer Needs” AT&T Technology, American Telephone & Telegraph Co., Short Hills, New Jersey, US, vol. 5, No. 4, Jan. 1, 1990, pp. 30-35, XP000220358.
Weiss R: “Fehlertolerante Rechnersysteme Funktionsprinzipien Und Realisterungsformen” Regulungs-Technische Praxis, R. Oldenbourg Verlag GMBH, Munchen, DE, vol. 25, No. 10, Oct. 1, 1983 pp. 408-416.
European Search Report for Application No. EP99967467.4 dated May 18, 2009.
European Application EP99967467.4 Office Action mailed Oct. 19, 2009.
European Application EP99967467.4 Office Action mailed Jun. 24, 2010.
Microsoft Press Computer Dictionary Third Edition “distributed processing” Microsoft Press, 1997, p. 154.
Microsoft Press Computer Dictionary Third Edition “attenuation” Microsoft Press, 1997, 2 pages.
PCT/US99/30407 International Search Report mailed Aug. 15, 2000.
PCT/US99/30407 International Preliminary Examination Report.
U.S. Appl. No. 09/467,669 Non-Final Rejection mailed Sep. 27, 2001.
U.S. Appl. No. 09/467,669 Notice of Allowance mailed Apr. 16, 2002.
U.S. Appl. No. 10/226,454 Non-Final Rejection mailed Jul. 17, 2003.
U.S. Appl. No. 10/226,454 Notice of Allowance mailed Feb. 10, 2004.
U.S. Appl. No. 10/848,542 Non-Final Rejection mailed Feb. 9, 2005.
U.S. Appl. No. 11/242,401 Non-Final Rejection mailed Sep. 6, 2006.
U.S. Appl. No. 11/242,401 Final Rejection mailed Apr. 24, 2007.
TriStation 1131 Training Manual.

Affiliated with

Also associated with

Rating

System and method for validating channel transmission does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for validating channel transmission, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for validating channel transmission will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4296551