Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate
2007-07-10
2007-07-10
Sparks, Donald (Department: 2181)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
C712S218000, C712S225000, C712S226000, C712S219000
Reexamination Certificate
active
10648966
ABSTRACT:
Generally, the present invention provides a system and method for processing instructions of a computer program and for indicating instruction attribute and/or status information so that the efficiency of the processing system may be increased. In architecture, the system of the present invention utilizes a pipeline, a scoreboard, and hazard detection circuitry. The pipeline processes and executes instructions of a computer program. Many of the instructions include register identifiers that identify registers where data should be written when the instructions are executed. When the data produced by execution of one of the instructions has yet to be written to the register identified by the one instruction's register identifier and is unavailable for use in executing other instructions of the program, the one instruction's register identifier is transmitted to the scoreboard. The scoreboard includes a plurality of multi-bit registers, and a first bit in one of the multi-bit registers is changed based on the received register identifier. The scoreboard also may receive data associated with the one instruction and may change a second bit in the one register based on the received data. Therefore, each register in the scoreboard indicates whether a pending write to a particular register exists and indicates information associated with the instruction causing the pending write.
REFERENCES:
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 5838943 (1998-11-01), Ramagopal et al.
patent: 5859999 (1999-01-01), Morris et al.
patent: 5860017 (1999-01-01), Sharangpani et al.
patent: 6195676 (2001-02-01), Spix et al.
patent: 6219781 (2001-04-01), Arora
patent: 6715060 (2004-03-01), Arnold et al.
patent: 5-2249727 (1993-09-01), None
patent: 5-298097 (1993-11-01), None
patent: WO-96/27833 (1996-09-01), None
Alexander Wolfe, “Patents Shed Light on Merced: Techniques of Predication and Speculation Detailed,” Electronic Engineering Times, Feb. 15, 1999, pp. 43-44.
Patterson, et al., “Computer Architecture: A Quantitative Approach”, Morgan Kaufmann Publishers, Inc., 2ed, pp. 150-193.
Gary Lauterbach, “Sun's Next-Generation High-End SPARC Microprocessor”, Microprocessor Forum, Oct. 14-15, 1997, pp. 3-6.
Arnold Ronny Lee
Soltis Jr. Donald Charles
Hewlett--Packard Development Company, L.P.
Meonske Tonia L
LandOfFree
System and method for utilizing a scoreboard to indicate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for utilizing a scoreboard to indicate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for utilizing a scoreboard to indicate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3807556