Electrical computers and digital processing systems: memory – Address formation – Address multiplexing or address bus manipulation
Reexamination Certificate
2008-04-08
2008-04-08
Bataille, Pierre (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address multiplexing or address bus manipulation
C713S164000, C713S190000
Reexamination Certificate
active
07356668
ABSTRACT:
A integrity control system uses the address bits to enable protection of data stored in a system memory. An address bus that determines the location of data to be stored or retrieved from system memory has a plurality of address lines. A subset of the address lines enables the protection mechanism to generate an integrity control value representative of the data and determine where the integrity check value is stored in a secure memory.
REFERENCES:
patent: 3668651 (1972-06-01), Hornung
patent: 3829840 (1974-08-01), Burk et al.
patent: 4476524 (1984-10-01), Brown et al.
patent: 4740916 (1988-04-01), Martin
patent: 5224166 (1993-06-01), Hartman, Jr.
patent: 5233616 (1993-08-01), Callander
patent: 5347428 (1994-09-01), Carson et al.
patent: 5421006 (1995-05-01), Jablon et al.
patent: 5634108 (1997-05-01), Freeman
patent: 5652793 (1997-07-01), Priem et al.
patent: 5944821 (1999-08-01), Angelo
patent: 6026293 (2000-02-01), Osborn
patent: 6151618 (2000-11-01), Wahbe et al.
patent: 6633963 (2003-10-01), Ellison et al.
patent: 6651171 (2003-11-01), England et al.
patent: 6745307 (2004-06-01), McKee
patent: 2002/0007456 (2002-01-01), Peinado et al.
patent: 2002/0016846 (2002-02-01), Ono
patent: 2002/0147918 (2002-10-01), Osthoff et al.
patent: 2002/0150243 (2002-10-01), Craft et al.
patent: 2003/0074567 (2003-04-01), Charbonneau
G. Edward Suh et al., “AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing”, Massachussets Institute of Technology, Jun. 23-26, 2003.
Black, J. et al., “UMAC: Fast and Secure Message Authentication,”Advances in Cryptology—CRYPTO '99, Lecture Notes in Computer Science, Wiener, M. (ed.), 1999, vol. 1666, 18 pages.
Engler, D. et al., “The Operating System Kernel as a Secure Programmable Machine,”Proceedings of the 6thWorkshop on ACM SIGOPS European Workshop: Matching Operating Systems to Application Needs, Wadern, Germany, 1994, 62-67.
Halevi, S. et al., “A Tweakable Enciphering Mode,”Advances in Cryptology—CRYPTO '03, Lecture Notes in Computer Science, Boneh, D. (ed.), 2003, vol. 2729, 33 pages.
Jutla, C.S., “Encryption Modes with Almost Free Message Integrity,”Proceedings of the International Conference on the Theory and Application of Cryptographic Techniuqes: Advances in Cryptology, 2001, 15 pages.
Kirovski, D. et al., “Enabling Trusted Software Integrity,”Proceedings of the 10thInternational Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, 2002, 108-120.
Lie, D. et al., “Implementing an Untrusted Operating System on Trusted Hardware,”Proceedings of the 19thACM Symposium on Operating Systems Principles, Bolton Landing, New York, 2003, 178-192.
Lie, D. et al., “Architectural Support for Copy and Tamper Resistant Software,”ACM SIGPLAN Notices, 2000, 35(11), 8 pages.
Schroeder, M.D. et al., “A Hardware Architecture for Implementing Protection Rings,”Communications of the ACM, Mar. 1972, 15(3), 157-170.
Suh, G.E. et al., “AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing,”Proceedings of the ICS, San Francisco, California, 2003, 160-171.
Suh, G.E. et al., “Hardware Mechanisms for Memory Integrity Checking,” 2002, 18 pages.
Suh, G. E. et al., “Efficient Memory Integrity Verification and Encryption for Secure Processors,”Proceedings of the 36thInternational Symposium on Microarchitecture, 2003, 1-12.
Wetzel, J. et al., “PowerPC Operating Environment Architecture,” Dec. 2003,Book III, Version 2.01, Table of Contents and pp. 1-119.
Wu, M. et al., “Improving TLB Miss Handling with Page Table Pointer Caches,” Dec. 1997, 10 pages.
Zachary, J. et al., “Bidirectional Mobile Code Trust Management Using Tamper Resistant Hardware,”Mobile Networks and Applications, 2003, 8, 137-143.
“Computer Memory,” http:/
cca.bournemouth.ac.uk/CourseInfo/BAVisAn/Year1/CompSys/Memory/, Jan. 18, 1996, 4 pages.
“Address Decode—General IO,” http://www.onastick.clara.co.uk/address.htm, 1992, 6 pages.
Andrews Jeffrey A.
Morais Dinarte R.
Bataille Pierre
Dudek Edward J
Microsoft Corporation
Woodcock & Washburn LLP
LandOfFree
System and method for using address bits to form an index... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for using address bits to form an index..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for using address bits to form an index... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2760531