System and method for the use of reset logic in high...

Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S010000, C712S031000

Reexamination Certificate

active

06839866

ABSTRACT:
A method of providing reset logic in high availability computer systems is disclosed. The illustrative embodiment of the present invention uses probability theory in combination with redundant processors and components to ensure system availability. Detected errors are verified, and malfunctioning processors or components are then changed to a reset state that functionally removes them from the system. Detected errors which can not be verified result in the processor or component that incorrectly detected the error being placed in a reset state. The use of redundant components and processors enable standby processors to be activated to take the place of reset processors quickly enough to maintain system availability.

REFERENCES:
patent: 4894828 (1990-01-01), Novy et al.
patent: 5155729 (1992-10-01), Rysko et al.
patent: 5202822 (1993-04-01), McLaughlin et al.
patent: 5285381 (1994-02-01), Iskarous et al.
patent: 5898829 (1999-04-01), Morikawa
patent: 5919266 (1999-07-01), Sud et al.
patent: 5953314 (1999-09-01), Ganmukhi et al.
patent: 6141770 (2000-10-01), Fuchs et al.
patent: 6263452 (2001-07-01), Jewett et al.
patent: 6321344 (2001-11-01), Fenchel
patent: 6327675 (2001-12-01), Burdett et al.
patent: 6408399 (2002-06-01), Baughman
patent: 6460146 (2002-10-01), Moberg et al.
patent: 6502206 (2002-12-01), Kosuge et al.
patent: 6557099 (2003-04-01), Takeda
patent: 6654648 (2003-11-01), Nada et al.
patent: 6694450 (2004-02-01), Kidder et al.
patent: 20020099972 (2002-07-01), Walsh et al.
patent: 20020141429 (2002-10-01), Pegrum et al.
patent: 20030115500 (2003-06-01), Akrout et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for the use of reset logic in high... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for the use of reset logic in high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for the use of reset logic in high... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3405425

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.