Pulse or digital communications – Repeaters – Testing
Patent
1995-05-05
1998-06-16
Dung, Dinh C.
Pulse or digital communications
Repeaters
Testing
39520078, 3952008, 395891, 375355, G06F 15163, G06F 1517
Patent
active
057685290
ABSTRACT:
A system and method for transmitting data, using a source synchronous clocking scheme, over a communication (or data) link. A source synchronous driver (SSD) receives a micropacket of parallel data and serializes this data for transfer over the communication link. The serial data is transferred onto the communication link at a rate four times as fast as the parallel data is received by the SSD. A pair of source synchronous clocks are also transmitted across the communication link along with the serial data. The pair of clocks are the true complement of one another. A source synchronous receiver (SSR) receives the serial data and latches it into a first set of registers using the source synchronous clocks. The serial data is then latched into a second set of registers in parallel. The second set of registers are referred to as "ping-pong" registers. The ping-pong registers store the deserialized data. In parallel, a handshake signal, which is synchronized to the clock on the receiving end of the communication link indicates that there is a stream of n contiguous data words being received by the SSR. The ping pong registers guarantee that the deserialized data is available (valid) for two clock cycles. This provides a sufficient window to account for the synchronizer uncertainty on the handshake signal, while introducing minimum latency.
REFERENCES:
patent: 4881165 (1989-11-01), Sager et al.
patent: 4888684 (1989-12-01), Lilja et al.
patent: 5191581 (1993-03-01), Woodbury et al.
patent: 5555559 (1996-09-01), Tsubota
patent: 5572721 (1996-11-01), Rostamian
Gustavson, "The Scalable Coherent Interface and Related Standards Projects," Advanced Multimicroprocessor Bus Architectures, IEEE Computer Society Press, Los Alamitos, CA, 1992, pp. 195-207.
International Search Report for International Application No. PCT/US 96/06216, 26 Aug. 1996.
"Synchronous External Bus Architecture," IBM Technical Disclosure Bulletin, vol. 36, No. 1, IBM Corp., Armonk, NY, Jan., 1993, pp. 104-107.
Galles Michael B.
Lenoski Daniel E.
Nikel Ronald E.
Dung Dinh C.
Silicon Graphics Inc.
LandOfFree
System and method for the synchronous transmission of data in a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for the synchronous transmission of data in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for the synchronous transmission of data in a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1737635