System and method for testing overclocking capability of CPU

Details System and method for testing overclocking capability of CPU System and method for testing overclocking capability of CPU

2011-08-09

2011-08-09

Spittle, Matthew (Department: 2111)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

C713S001000, C713S100000, C713S400000, C713S500000, C713S502000, C714S010000, C714S023000, C714S055000

Reexamination Certificate

active

07996702

ABSTRACT:
A test system for overclocking capability of a central processing unit (CPU) includes a basic input and output system (BIOS), a frequency generator, and a watchdog timer. The BIOS includes an input module, a watchdog control module, and a frequency increasing module. The input module inputs an initial frequency of a CPU to the frequency generator to adjust a real-time frequency of the CPU. The watchdog control module sends a counter signal to the watchdog timer in a preset time interval. The watchdog timer receives the counter signal. If the watchdog timer does not receive the counter signal within the preset time, the watchdog timer outputs a reset signal to restart the computer. The frequency increasing module adds a preset increment to the real-time frequency to obtain a newly adjusted frequency, and provides the newly adjusted frequency to the frequency generator to adjust the real-time frequency.

REFERENCES:
patent: 4696002 (1987-09-01), Schleupen et al.
patent: 4775957 (1988-10-01), Yakuwa et al.
patent: 5513319 (1996-04-01), Finch et al.
patent: 5630110 (1997-05-01), Mote, Jr.
patent: 5674422 (1997-10-01), Marinus
patent: 5864663 (1999-01-01), Stolan
patent: 6230279 (2001-05-01), Dewa et al.
patent: 6269443 (2001-07-01), Poisner et al.
patent: 6535986 (2003-03-01), Rosno et al.
patent: 6963992 (2005-11-01), Cheng et al.
patent: 7249275 (2007-07-01), Weng et al.
patent: 7287199 (2007-10-01), Chang
patent: 7536578 (2009-05-01), Pessolano
patent: 2003/0229816 (2003-12-01), Meynard
patent: 2009/0259876 (2009-10-01), Chang et al.
patent: 2010/0146252 (2010-06-01), Chang et al.
patent: 2010/0315146 (2010-12-01), Yen
National Semiconductor. LM3712. Microprocessor Supervisory Circuits with Separate Watchdog Timer Output, Power Fail Input and Manual Reset. Data sheet. Jun. 9, 2008.
Brentek International. Watchdog Application Notes. 2007.
Sunplus Technology Co. Using Watchdog Timer. Version 1.2. Nov. 1, 2006.

Affiliated with

Also associated with

Rating

System and method for testing overclocking capability of CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing overclocking capability of CPU, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing overclocking capability of CPU will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2777643