Excavating
Patent
1995-05-15
1996-12-03
Beausoliel, Jr., Robert W.
Excavating
371 61, G01R 3128, G06F 1100
Patent
active
055816991
ABSTRACT:
The present invention utilizes a test circuit for receiving a reference clock signal and a sense clock signal and subsequently determining whether or not the reference and sense clock signals are either correct multiples of each other and/or in phase with each other. The test circuit may be located on the same chip with the microprocessor and the clock circuitry. The clock circuitry may include a phase locked loop ("PLL") circuit for receiving the reference clock signal and producing a sense clock signal for use by the remainder of the chip, wherein the sense clock signal is a multiple of the reference clock signal. The test circuit may count the number of cycles of the sense clock signal occurring within a predetermined amount of time, which may be proportional to the reference clock period. Alternatively, the sense clock signal and the reference clock signal may be passed through an XOR circuit and then the number of cycles counted within a predetermined time period. In both cases, if the number of cycles counted is not what was expected, then it is known that the sense clock signal was not properly produced by the PLL circuit.
REFERENCES:
patent: 4510462 (1985-04-01), Edwards
patent: 4660197 (1987-04-01), Wrinn
patent: 4667328 (1987-05-01), Imran
patent: 4816776 (1989-03-01), Kessler
patent: 4843617 (1989-06-01), Marshall
patent: 5008636 (1991-04-01), Markinson et al.
patent: 5077686 (1991-12-01), Rubinstein
patent: 5268656 (1993-12-01), Muscavage
patent: 5294894 (1994-03-01), Gebara
patent: 5359232 (1994-10-01), Eitrheim
patent: 5361290 (1994-11-01), Akiyama
patent: 5406590 (1995-04-01), Miller
patent: 5422835 (1995-06-01), Houle
patent: 5448193 (1995-09-01), Baumert
Casal Humberto F.
Li Hehching H.
Wu David M.
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Kordzik Kelly K.
McBurney Mark E.
Snyder Glenn
LandOfFree
System and method for testing a clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for testing a clock signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing a clock signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-793708