System and method for synchronizing translation lookaside...

Electrical computers and digital processing systems: memory – Address formation – Address mapping

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S203000, C711S205000, C711S206000

Reexamination Certificate

active

07617380

ABSTRACT:
A system and method for synchronizing translation lookaside buffer (TLB) access in a multithread processor is disclosed. When a first exception is found while searching the TLB, the exception is handled. While the exception is handled, thread processors are restricted from requesting the handling of any other exception.

REFERENCES:
patent: 5918251 (1999-06-01), Yamada et al.
patent: 6049867 (2000-04-01), Eickemeyer et al.
patent: 6523104 (2003-02-01), Kissell
patent: 6697935 (2004-02-01), Borkenhagen et al.
patent: 2002/0144077 (2002-10-01), Andersson et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for synchronizing translation lookaside... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for synchronizing translation lookaside..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for synchronizing translation lookaside... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4073759

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.