Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2006-02-28
2006-02-28
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C710S267000, C710S268000, C710S269000, C718S108000, C345S545000, C345S540000, C345S951000
Reexamination Certificate
active
07007119
ABSTRACT:
System and method for supporting split transactions on a bus. The method may comprise processing a periodic frame list of external bus data frame by frame, and traversing each frame node by node. When a save place node is encountered in a first frame, the traversing jumps to a destination node pointed to by the save place node in a second frame, and continues the traversing there. When a restore place node is encountered when traversing the nodes in the second frame, the traversing returns to the node after the save place node in the first frame and continues the processing in the first frame. The method may be implemented on a system that comprises a processor, a memory, an internal bus, and an external bus controller. The external bus controller and the external bus data may support one or more versions of the Universal Serial Bus standard.
REFERENCES:
patent: 4525800 (1985-06-01), Hamerla
patent: 5535397 (1996-07-01), Durante et al.
patent: 6067589 (2000-05-01), Mamata
patent: 6086430 (2000-07-01), Amoni et al.
patent: 6101550 (2000-08-01), Zucker
patent: 6119190 (2000-09-01), Garney
patent: 6216183 (2001-04-01), Rawlins
patent: 6247091 (2001-06-01), Lovett
patent: 6363473 (2002-03-01), Volentine et al.
patent: 6408325 (2002-06-01), Shaylor
patent: 6493781 (2002-12-01), Saville et al.
patent: 6505267 (2003-01-01), Luke et al.
patent: 6606674 (2003-08-01), Howard
patent: 6625761 (2003-09-01), Sartore et al.
patent: 6742076 (2004-05-01), Wang et al.
patent: 6772266 (2004-08-01), Nalawadi
patent: 2001/0013079 (2001-08-01), Luke et al.
patent: 2001/0056513 (2001-12-01), Ueda
patent: 2002/0144033 (2002-10-01), Ragland
patent: 2003/0005259 (2003-01-01), Nalawadi et al.
patent: 2003/0005272 (2003-01-01), Nalawadi et al.
patent: 2003/0061424 (2003-03-01), Leete et al.
“Enhanced Host Controller Interface Specifications for Universal Serial Bus,” Jun. 20, 2001, Intel, Rev. . 96, pp. 2-6.
Rhodes, David L., et al., “Overhead Effects in Real-Time Preemptive Schedules,” May 3-5, 1999, ACM, Proceedings of the Seventh International Workshop on Hardware/Software Codesign, p. 193-197.
“What is a Computer?—A Word Definition from the Webopedia Computer Dictionary,” Jan. 4, 2002, available at www.webopedia.com.
“What is a Host?—A Word Definition from the Webopedia Computer Dictionary,” Apr. 28, 1997, available at www.webopedia.com.
“What is a Computer System?—A Word Definition from the Webopedia Computer Dictionary,” Oct. 31, 2001, available at www.webopedia.com.
Universal Serial Bus Specification, Compaq-Intel-Microsoft-NEC, Rev. 1.1, Sep. 23, 1998, pp. i-xvi, 1-311.
Universal Serial Bus Specification, Compaq-HP-Intel-Lucent-Microsoft-NEC-Phillips, Rev. 2.0, Apr. 27, 2000, pp. i-xxviii, 1-622.
Howard, John S., et al., Enhanced Host Controller Interface Specification for Universal Serial Bus, Rev. 0.96, Jun. 20, 2001, pp. i-iv, 1-145.
Garney John L.
Howard John S.
Blakely , Sokoloff, Taylor & Zafman LLP
Mason Donna K.
LandOfFree
System and method for supporting split transactions on a bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for supporting split transactions on a bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for supporting split transactions on a bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3632147