Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2005-11-22
2005-11-22
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S005000, C710S020000, C710S035000, C711S005000, C711S167000, C711S169000, C712S002000, C712S207000, C712S210000
Reexamination Certificate
active
06968402
ABSTRACT:
Techniques to buffer and present chunks are disclosed. In some embodiments, a first interface may receive chunks of a first cache line, and a second interface may receive chunks of a second cache line. A buffer may store chunks of the first cache line in a first chunk order and may store chunks of the second cache line in a second chunk order. A control unit may present a requester via the second interface with one or more chunks of the first cache line from the buffer.
REFERENCES:
patent: 5412791 (1995-05-01), Martin et al.
patent: 5627991 (1997-05-01), Hose, Jr. et al.
patent: 5724536 (1998-03-01), Abramson et al.
patent: 5886843 (1999-03-01), Ozue et al.
patent: 5923857 (1999-07-01), Pawlowski et al.
patent: 5956746 (1999-09-01), Wang
patent: 6055538 (2000-04-01), Kessenich et al.
patent: 6260127 (2001-07-01), Olarig et al.
patent: 6505259 (2003-01-01), Garcia et al.
Jackson David R.
Kiss Stephen W.
Schwartz Miles F.
Huter Jeffrey B.
Intel Corporation
Peyton Tammara
LandOfFree
System and method for storing chunks of first cache line and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for storing chunks of first cache line and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for storing chunks of first cache line and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3461125