System and method for simulating hardware interrupts

Details System and method for simulating hardware interrupts System and method for simulating hardware interrupts

2007-10-02

2007-10-02

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

C712S234000

Reexamination Certificate

active

11002533

ABSTRACT:
A system and method is provided to simulate hardware interrupts by inserting instructions into a stream of instructions where a “no operation” (or NOOP) instruction would normally be inserted. The instruction is inserted is a conditional branch instruction, called a BISLED, that branches if there is external data in a known memory area. In one embodiment, the processor has at least two pipelines that need to be aligned so that certain instructions are scheduled for the first pipeline and other instructions are scheduled for the other. In this embodiment, the BISLED also serves the purpose of re-aligning the instruction stream so that instructions are placed in the correct pipeline based upon the function performed by the instruction.

REFERENCES:
patent: 5729727 (1998-03-01), Suzuki
patent: 5832205 (1998-11-01), Kelly et al.
patent: 6209086 (2001-03-01), Chi et al.
patent: 6604188 (2003-08-01), Coon et al.
patent: 6728865 (2004-04-01), Coon et al.
patent: 6738892 (2004-05-01), Coon et al.
patent: 2006/0080661 (2006-04-01), Brokenshire et al.

Affiliated with

Also associated with

Rating

System and method for simulating hardware interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for simulating hardware interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for simulating hardware interrupts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3847037