Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-05-10
2004-08-31
Myers, Paul R. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S308000, C711S206000, C711S202000
Reexamination Certificate
active
06785759
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
This invention pertains to an I/O bus to host bridge in a processor system. PCI/host bridge apparatus and method in which at least one bridge shares a common TCE cache between DMA reads and writes.
2. Background Art
A PCI host bridge provides an interconnect between an I/O subsystem and one or more processors in a processing system. (See, “PCI Local Bus Specification” Revision 2.2, Dated Dec. 18, 1998.) A host bridge typically provides data buffering capabilities for transferring read and write data between the I/O subsystem and the processors. Read and write commands or transactions that originate on the PCI bus and are destined for system memory are typically referred to as DMAs.
A PCI host bridge may also provide a means of translating addresses from a PCI memory address space to a system memory address space. A host bridge chip may provide a hardware mechanism to fetch table entries from system memory which describe how to map PCI addresses into system memory addresses. The host bridge uses a table entry to determine the system memory location to which a DMA operation will be directed.
Previous host bridges have combined the function of the DMA read data buffering and translation table lookup into a read “channel”. These channels are a partitioning of a finite data buffer resource. A DMA read operation is allocated to one of these channels which holds both the translation table entry and the associated data buffer. The read channel can act as a cache for DMA read data and the translation table entry, which means that the channel can be accessed multiple times by separate DMA read transactions. This read channel is subject to reallocation due to the finite buffering resources available. When reallocation occurs, both the buffered data and the associated translation table entry are lost.
DMA writes also require allocation of a data buffer and a translation table entry repository. DMA write data are not cached but are merely buffered to provide the capability of “posting” the write and freeing the PCI bus earlier than otherwise possible if buffering were not provided. The translation table entries for DMA writes, however, are kept in a cache. This cache is separate from the translation table entries that are kept for the DMA read channels.
U.S. Pat. No. 6,003,106 by Guthrie et al relates to checking cached DMA read data against new DMA read data in a coherency mechanism designed to avoid the use of stale read data. Guthrie does not allow multiple usage of translation control elements by multiple DMA read channels, nor allow sharing of a TCE caching mechanism between multiple I/O buses.
It is an object of the invention to provide an improved PCI host bridge apparatus and method.
It is a further object of the invention to provide a PCI host bridge apparatus and method which more efficiently utilizes limited resources available for caching translation control entries (TCEs).
It is a further object of the invention to provide a PCI host bridge apparatus and method in which cached TCEs are allocated to DMA reads or writes based on dynamic usage rather than fixed at design implementation.
It is a further object of the invention to provide a PCI host bridge apparatus and method in which reallocation of a read channel does not necessarily result in the loss of a TCE.
It is a further object of the invention to provide a PCI host bridge apparatus and method in which repeated reads or continued reads do not necessarily suffer the latency of re-fetching a TCE when a channel reallocation occurs between read attempts.
It is a further object of the invention to provide a PCI host bridge apparatus and method through which an increased maximum sustained data rate may be achieved.
It is a further object of the invention to provide a PCI host bridge apparatus and method wherein DMA reads and writes that use the same TCE require only a single TCE fetch.
SUMMARY OF THE INVENTION
In accordance with the invention, a system and method is provided for sharing I/O address translation elements across multiple I/O bus bridges. A TCE manager is provided for retaining in cache a TCE entry associated with a discarded channel or associated with a previously completed write for association with a new channel responsive to a subsequent read request for a memory page referenced by the TCE entry or for use by a subsequent write operation to a memory page referenced by the TCE entry.
REFERENCES:
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4855905 (1989-08-01), Estrada et al.
patent: 4912632 (1990-03-01), Gach et al.
patent: 5263142 (1993-11-01), Watkins et al.
patent: 5613153 (1997-03-01), Arimilli et al.
patent: 5673399 (1997-09-01), Guthrie et al.
patent: 5749093 (1998-05-01), Kobayashi et al.
patent: 5796979 (1998-08-01), Arimilli et al.
patent: 5884100 (1999-03-01), Normoyle et al.
patent: 5898888 (1999-04-01), Guthrie et al.
patent: 5913923 (1999-06-01), Dunlap et al.
patent: 6003106 (1999-12-01), Fields et al.
patent: 6049841 (2000-04-01), Fields, Jr. et al.
patent: 6098113 (2000-08-01), Heil et al.
patent: 6173383 (2001-01-01), Casamatta
patent: 6230219 (2001-05-01), Fields, Jr. et al.
patent: 6457068 (2002-09-01), Nayyar et al.
patent: 10-320278 (1998-12-01), None
Beukema Bruce Leroy
Bronson Timothy Carl
Fuhs Ronald Edward
Gilda Glenn David
Beckstrand Shelley M
Myers Paul R.
Phan Raymond N
LandOfFree
System and method for sharing I/O address translation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for sharing I/O address translation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for sharing I/O address translation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3281989