Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-02-22
2001-02-13
Lintz, Paul R. (Department: 2768)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06189134
ABSTRACT:
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
FIELD OF THE INVENTION
The present invention relates to integrated circuits and in particular to the design, testing, and verification of integrated circuits.
BACKGROUND
Today's integrated circuits (ICs) contain many circuit elements. Computer-aided design (CAD) and computer-aided engineering (CAE) tools are essential in producing these complicated integrated circuits. Circuit design can be represented by a schematic. Schematics consist of symbol instances connected by nets which demonstrate the functional design of the circuit. Symbol instances are pictorial icons that represent a complete functional block. Symbol instances can be primitive elements, such as transistors and resistors. Symbol instances can also be abstractions of combinations of primitive elements, such as NAND gates and NOR gates. Symbol instances can also be higher level groupings of these various elements.
To produce the complicated schematics of an integrated circuit, CAD software can be used. CAD software allows symbols to be saved in software libraries for use by all circuit designers within the entire IC. Portions of the IC can be easily replicated, deleted, and changed with the CAD software.
Another representation of a circuit design is the netlist. A netlist is a text file describing a circuit. The netlist lists all of the symbol instances and their connecting nets within a schematic. CAE software can be used to translate a schematic into a netlist. In a flat netlist, all of the higher levels of symbol instances are replaced by their primitive components. Thus, a schematic having multiple instances of NAND gates would result in a netlist having a collection of transistors.
A netlist is used as input to another CAE tool, the simulator. Simulators use netlists and input stimulus files to imitate the function of the circuit design without having to incorporate the design in hardware. Simulating a circuit by providing netlists and stimulus data is an efficient and cost effective method of testing a circuit.
However, the massive complexity of current circuits introduces problems in circuit design. A typical circuit may now contain several million individual instances. These instances are connected by several million nets. A change in design implementation may necessitate the same change to several thousand corresponding blocks of the circuit. A change in a net within one block may cause unknown effects on other circuit blocks. Integrated circuit manufacturing also introduces problems with circuit design. Because the manufacturing process of ICs involves so many steps on such small objects, there is a relatively high number of imperfect chips made. To salvage such chips, circuits such as DRAM (dynamic random access memory) chips are designed with a higher number of gates than are needed. For example, a 4 Meg DRAM might be designed as a 4.01 Meg DRAM so that up to one-one hundredths of the memory gates may be imperfect on any chip and the chip will still have 4 Meg of functioning memory. After production, the portions of the memory gates which suffer from imperfections must be disabled. This is accomplished by providing several corresponding nets in the circuit. For example, instead of a single power source net (commonly referred to as vcc!), multiple local vcc nets may be implemented. Then, power may be withdrawn from the local vcc nets in the affected chip areas.
These problems in the IC design raise several needs in the art. There is a need for global nets, such as vcc!, to be localized. Then such local nets can be individually managed on the manufactured chips. The implementation of these locals nets needs to be convenient and efficient for the circuit designers and the simulation software packages. There is also a need to allow block changes, deletes, and additions to have a minimal amount of affect on the overall design of the circuit. Designers of blocks of ICs should be able to utilize global nets without necessarily worrying about the affect to other blocks of the chip.
SUMMARY OF THE INVENTION
A scoped global net engine is a complementary subsystem to a flat netlister software package. The netlister software package takes a schematic of a circuit and translates the instance symbols and connecting nets into a textual netlist for use by a simulator. The scoped global net engine allows instances to reassign global nets to local nets during the netlisting processing so that the use of such nets does not affect usage of the global nets elsewhere in the circuit.
The global net engine tracks all global nets and maps the corresponding scoped nets to their net identifiers. Then, as the netlister software package creates the flat netlist text, the global net engine replaces the global net's net identifier with the net identifier for the correct scoped net.
REFERENCES:
patent: 4831543 (1989-05-01), Mastellone
patent: 4878179 (1989-10-01), Larsen et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5249133 (1993-09-01), Batra et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5463563 (1995-10-01), Bair et al.
patent: 5471398 (1995-11-01), Stephens
patent: 5473546 (1995-12-01), Filseth
patent: 5481473 (1996-01-01), Kim et al.
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5548524 (1996-08-01), Hernandez et al.
patent: 5550714 (1996-08-01), Nishiyama
patent: 5586319 (1996-12-01), Bell
patent: 5867395 (1999-02-01), Watkins et al.
patent: 5875115 (1999-02-01), Weber
patent: 5901064 (1999-05-01), Weber et al.
Frezza, S. T. et al. (“SPAR: a schematic place and route system”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 7, Jul. 1993, pp. 956-973).
Sekine, M. et al. (“An advanced design system: design capture, functional test generation, mixed level simulation and logic synthesis (VLSI)”, IEEE Proceedings of IEEE 1989 Custom Integrated Circuits Conference, May 15, 1989, pp. 19.4/1-6).
Frezza, S.T., et al., “SPAR: A Schematic Place and Route System”,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(7), 956-973 (Jul. 1993).
Sekine, M., et al., “An Advanced Design System: Design Capture, Functional Test Generation, Mixed Level Simulation and Logic Synthesis”,IEEE Proceedings of IEEE Custom Integrated Circuits Conference, 19.4.1-19.4.6, (1989).
Kik Phallaka
Lintz Paul R.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
System and method for scoping global nets in a flat netlist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for scoping global nets in a flat netlist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for scoping global nets in a flat netlist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2606804