Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-12
2006-09-12
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C717S146000
Reexamination Certificate
active
07107568
ABSTRACT:
One embodiment of the invention is a method for producing a hardware solver for intermediate code comprising analyzing intermediate code for at least one instantiation that may cause at least one of wire delay and congestion in the solver, forming compensation for the at least one instantiation, and forming the solver in accordance with the compensation.
REFERENCES:
patent: 6075935 (2000-06-01), Ussery et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6314552 (2001-11-01), Markov
patent: 6397341 (2002-05-01), Genevriere
patent: 6438739 (2002-08-01), Yamada
patent: 6557158 (2003-04-01), Nishida
patent: 6625797 (2003-09-01), Edwards et al.
patent: 6782511 (2004-08-01), Frank et al.
patent: 6829756 (2004-12-01), Trimberger
patent: 6848085 (2005-01-01), Panchul et al.
patent: 6925628 (2005-08-01), Ogawa et al.
patent: 6941541 (2005-09-01), Snider
patent: 6952816 (2005-10-01), Gupta et al.
patent: 2001/0016936 (2001-08-01), Okada et al.
patent: 2001/0034876 (2001-10-01), Panchul et al.
patent: 2002/0138816 (2002-09-01), Sarrafzadeh et al.
patent: 2002/0188923 (2002-12-01), Ohnishi
patent: 2004/0068711 (2004-04-01), Gupta et al.
S, Dey et al—“Exploiting Hardware Sharing in High-Level Synthesis for Partial Scan Optimization”—IEEE/ACM Int'l Conferencer on Computer Aided Design—Nov. 11, 1993—Conf 11—pp. 20-25.
Terry Tao Ye et al—“Data Path Placement With Regularity”—IEEE/ACM Int'l Conference on Computer-Aided Design—Nov. 5, 2000 pp. 264-270.
Moonwook Oh et el—“Rate Optimal VLSI Design From Data Flow Graph”—Desgin Automation Conference Proceedings—Jun. 15. 1998—pp. 118-121.
J H Panner et al—“A 300 K-Circuit ASIC Logic Family CAD System”—IEEE Custom Integrated Circuit Conference—May 13, 1990—pp. 10.4.1-10.4.5.
S Bara et al—“Ultra-Fast Poisson's Equation Solvers Using Wired-Up Processors for Virtual Devices Architectures”—Proceedings Semiconductor Conference—Oct. 1999—pp. 249-252.
Hewlett-Packard Development Company LP.
Whitmore Stacy A
LandOfFree
System and method for reducing wire delay or congestion... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing wire delay or congestion..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing wire delay or congestion... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3547810