Electrical computers and digital processing systems: memory – Address formation – Combining two or more values to create address
Reexamination Certificate
2002-08-09
2004-12-21
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Combining two or more values to create address
C711S202000, C711S219000
Reexamination Certificate
active
06834335
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to circuit design and, more particularly, to reduction of bus switching activity.
BACKGROUND OF THE INVENTION
Current computer processors have a number of input-output (I/O) pins that dissipate a significant amount of energy. Many of the I/O pins are dedicated to interfacing to external memory chips through instruction address and data address buses or a multiplexed bus, which is used for both data and instruction addresses. The amount of energy dissipated from the I/O pins is often significant compared to total chip power consumption.
SUMMARY OF THE INVENTION
In accordance with the present invention, techniques for reducing transitions on address buses are provided. According to particular embodiments, these techniques reduce power consumption of electronic devices by reducing switching on address busses.
According to a particular embodiment, a method for reducing transitions on an address bus receives an address for communication to a memory on an address bus. The method computes a first offset between the received address and a first prior address and computes a second offset between the received address and a second prior address. The method selects the first offset in response to the first offset being less than the second offset. The method selects the second offset in response to the first offset not being less than the second offset. The method creates an irredundant codeword based, at least in part, on the selected offset and communicates the codeword on the address bus.
According to another embodiment, a method for reducing transitions on an address bus receives an address for communication to a memory on the address bus. The method associates the received address with a sector head. The method performs an exclusive-or operation between the received address and the prior address stored in the associated sector head. The method communicates the result of the exclusive-or operation on the address bus.
Embodiments of the invention may provide various technical advantages. Certain embodiments provide a number of working zones yet allow a processor to utilize an irredundant design. This irredundant design allows a zone register identifier and an offset to the corresponding zone register to be encoded in a codeword with the same width as the original patterns. Another potential advantage is dynamic updating of zones to improve power efficiency of the computer systems. A further potential advantage is reducing the number of gates.
Other technical advantages of the present invention will be readily apparent to one skilled in the art. Moreover, while specific advantages have been enumerated above, various embodiments of the invention may have none, some or all of these advantages.
REFERENCES:
patent: 2002/0019896 (2002-02-01), Fornaciari et al.
“Working-Zone Encoding for Reducing Energy in Microprocessor Address Buses”, Musoll et al., IEEE, vol. 6, No. 4, Dec. 1998.*
L. Benini, G. de Micheli, E. Macii, D. Sciuto, C. Silvano, “Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems,” IEEE7th Great Lakes Symposium on VLSI, Urbana, IL, pp. 77-82, Mar. 1997.
W. Fornaciari, M. Polentarutti, D. Sciuto, C. Silvano, “Power Optimization of System-Level Address Buses Based on Software Profiling,”CODES, pp. 29-33, 2000.
L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, “System-Level Power Optimization of Special Purpose Applications: The Beach Solution,”IEEE Symposium on Low Power Electronics and Design, pp. 24-29, Aug. 1997.
P.R. Panda, N.D. Dutt, “Reducing Address Bus Transitions for Low Power Memory Mapping,”IEEE European Design and Test Conference, pp. 63-67, Mar. 1996.
E. Musoll, T. Lang, J. Cortadella, “Exploiting the locality of memory references to reduce the address bus energy,”Proceedings of International Symposium on Low Power Electronics and Design, Monterey, CA, pp. 202-207, Aug. 1997.
M.R. Stan, W.P. Burleson, “Bus-Invert Coding for Low Power I/O,” IEEE Transactions on VLSI Systems, vol. 3, No. 1, Mar. 1995.
M. Mamidipaka, D. Hirschberg, N. Dutt, “Low Power Address Encoding using Self-Organizing Lists,” International Symposium on Low Power Electronics and Design, Aug. 2001.
S. Ramprasad, N.R. Shanbhag, I.N. Hajj, “A Coding Framework for Low-Power Address and Data Busses,”IEEE Transactions on VLSI Systems, vol. 7, No. 2, Jun. 1999.
Y. Aghaghiri, F. Fallah, M. Pedram, “Irredundant Address Bus Encoding for Low Power,” International Symposium on Low Power Electronics and Design, pp. 182-187, Aug. 2001.
L. Macchiarulo, E. Macii, M. Poncino, “Low-energy for Deep-submicron Address Buses,” International Symposium on Low Power Electronics and Design, pp. 176-181, Aug. 2001.
S. Iman, M. Pedram, “POSE: Power Optimization and Synthesis Environment,” Proc. Of 33rd Design Automation Conference, pp. 21-26, Jun. 1996.
P.P. Sotiriadis, A. Wang, A. Chandrakasan, “Transition Pattern Coding: An approach to reduce Energy in Interconnect”.
N. Chang, K. Kim, J. Cho, “Bus Encoding for Low-Power High-Performance Memory Systems,” 37th Conference on Design Automation, Jun. 2000.
P. Chang, E. Hao, Y.N. Patt, “Target Prediction for Indirect Jumps,” 24th International Symposium on Computer Architecture, Jun. 1997.
J.E. Smith, “A Study of Branch Prediction Strategies,” 8th International Symposium on Computer Architecture, pp. 202-215, May 1981.
Y. Shin, S.I. Chae, K. Choi, “Partial Bus-Invert Coding for Power Optimization of System Level Bus,” ISLPED '98, pp. 127-129, Aug. 1998.
M.R. Stan, P. Burleson, “Low-Power Encodings for Global Communication in CMOS VLSI,” IEEE Transactions on VLSI Systems, vol. 5, No. 4, Dec. 1997.
L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, “Address Bus Encoding Techniques for System-Level Power Optimization,” DATE-98, pp. 861-866, Feb. 1998.
S. Komatsu, M. Ikeda, K. Asada, “Low Power Chip Interface based on Bus Data Encoding with Adaptive Code-book Method”.
Aghaghiri Yazdan
Fallah Farzan
Pedram Massoud
Baker & Botts L.L.P.
Fujitsu Limited
Kim Matthew
Patel Hetul
LandOfFree
System and method for reducing transitions on address buses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing transitions on address buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing transitions on address buses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3287045