System and method for reducing the number of translation...

Details System and method for reducing the number of translation... System and method for reducing the number of translation...

2005-04-15

2009-02-24

Kim, Matt (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S156000, C711S207000

Reexamination Certificate

active

07496730

ABSTRACT:
Access bit contained in a page table entry is utilized for reducing the number of translation buffer flushes that an operating system needs to issue. A translation buffer flush occurs only when a page table entry is to become invalid and the Access bit of the page table entry is set.

REFERENCES:
IBM Technical Disclosure Bulletin NB9011428, Low-Synchronization Translation Lookaside Buffer Consistency Algorithm, Nov. 1, 1990.
Virtual Memory Systems, by J.W. Anderson and B.D. Shriver, pp. 29-45 in Encyclopedia of Computer Science and Technology, vol. 14, 1980, Marcel Dekker, Inc.

Affiliated with

Also associated with

Rating

System and method for reducing the number of translation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for reducing the number of translation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing the number of translation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4132927