Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-10-04
1999-02-09
Lee, Thomas C.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39575001, 39575003, 711128, G06F 132
Patent
active
058706160
ABSTRACT:
While a set-associative cache memory operates in a first power mode, information is stored in up to N number of ways of the cache memory, where N is an integer number and N>1. While the cache memory operates in a second power mode, the information is stored in up to M number of ways of the cache memory, where M is an integer number and 0<M<N.
REFERENCES:
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5345569 (1994-09-01), Tran
patent: 5420808 (1995-05-01), Alexander et al.
patent: 5452401 (1995-09-01), Lin
patent: 5465373 (1995-11-01), Kahle et al.
patent: 5491829 (1996-02-01), Kau et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5615140 (1997-03-01), Ishikawa
patent: 5638334 (1997-06-01), Farmwald et al.
patent: 5666537 (1997-09-01), Debnath et al.
patent: 5682515 (1997-10-01), Lau et al.
IBM Technical Disclosure Bulletin, vol. 37, No. 04A, Apr. 1994, pp. 51-52, "Bus Load Reduction in Disk Array Controller through the Use of Multicast Busing Techniques".
IBM Technical Disclosure Bulletin, vol. 37, No. 04B, Apr. 1994, pp. 73-74, "Externally Triggered Soft Stop for Microprocessors".
IBM Technical Disclosure Bulletin, vol. 37, No. 04B, Apr. 1994, pp. 385-388, "RISC Superscalar Pipeline Out-of-Order Statistics Gathering and Analysis".
IBM Technical Disclosure Bulletin,vol. 37, No. 09, Sep. 1994, pp. 283-284, "Clock-Controlled Power Save Method".
IBM Technical Disclosure Bulletin,vol. 37, No. 10, Oct. 1994, pp. 59-60, "Special Serialization for Load-with-Update Instruction to Reduce the Complexity of Register Renaming Circuitry".
IBM Technical Disclosure Bulletin,vol. 37, No. 10, Oct. 1994, pp. 151-153, "Minimizing Power Consumption in Micro-Processor Based Systems which Utilize Speech Recognition Devices".
IBM Techincal Disclosure Bulletin,vol. 38 No 12, Dec. 1995, pp. 443-444, "Digital Adjustable Linear Regulator".
Loper Albert John
Mallick Soummya
Davis, Jr. Michael
Etienne Ario
International Business Machines - Corporation
Lee Thomas C.
Salys Casimer K.
LandOfFree
System and method for reducing power consumption in an electroni does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing power consumption in an electroni, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing power consumption in an electroni will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1958842