Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-11-28
2006-11-28
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S146000
Reexamination Certificate
active
07143245
ABSTRACT:
A system comprises a first node including data having an associated D-state and a second node operative to provide a source broadcast requesting the data. The first node is operative in response to the source broadcast to provide the data to the second node and transition the state associated with the data at the first node from the D-state to an O-state without concurrently updating memory. An S-state is associated with the data at the second node.
REFERENCES:
patent: 5802577 (1998-09-01), Bhat et al.
patent: 5829040 (1998-10-01), Son
patent: 5875467 (1999-02-01), Merchant
patent: 5875472 (1999-02-01), Bauman et al.
patent: 5958019 (1999-09-01), Hagersten et al.
patent: 6055605 (2000-04-01), Sharma et al.
patent: 6085263 (2000-07-01), Sharma et al.
patent: 6108737 (2000-08-01), Sharma et al.
patent: 6272602 (2001-08-01), Singhal et al.
patent: 6345342 (2002-02-01), Arimilli et al.
patent: 6457100 (2002-09-01), Ignatowski et al.
patent: 6490661 (2002-12-01), Keller et al.
patent: 6631401 (2003-10-01), Keller et al.
patent: 6745272 (2004-06-01), Owen et al.
patent: 2001/0034815 (2001-10-01), Dungan et al.
patent: 2002/0009095 (2002-01-01), Van Doren et al.
patent: 2002/0073071 (2002-06-01), Pong et al.
patent: 2003/0018739 (2003-01-01), Cypher et al.
patent: 2003/0140200 (2003-07-01), Jamil et al.
patent: 2003/0145136 (2003-07-01), Tierney et al.
patent: 2003/0195939 (2003-10-01), Edirisooriya et al.
patent: 2003/0200397 (2003-10-01), McAllister et al.
patent: 2004/0068624 (2004-04-01), Van Doren et al.
patent: 2005/0251626 (2005-11-01), Glasco
Chen et al., “Write Caching in Distributed File Systems”, Distributed Computing Systems, 1995., Proceedings of the 15th International Conference, May 30-Jun. 2, 1995 pp. 457-466 □□.
Archibald et al., “Cache coherence protocols: evaluation using a multiprocessor simulation model”, Nov. 1986, ACM Transactions on Computer Systems, pp. 273-298.
Handy, “The Cache Memory Book”, 1998, pp. 64-67.
Rajeev, Joshi, et al., “Checking Cache-Coherence Protocols with TLA+”, Kluwer Academic Publishers, 2003, pp. 1-8.
Martin, Milo M.K., et al., “Token Coherence: Decoupling Performance and Correctness”, ISCA-30, pp. 1-12, Jun. 9-11, 2003.
Acacio, Manuel E., et al., “Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a cc-NUMA Architecture”, IEEE 2002.
Gharachorloo, Kourosh, et al., “Architecture and Design of AlphaServer GS320”, Western Research Laboratory, date unknown.
Gharachorloo, Kourosh, et al., “Memory Consistency and Event Ordering In Scalable Shared-Memory Multiprocessors”, Computer Systems Laboratory, pp. 1-14, date unknown.
Steely, Jr. Simon C.
Tierney Gregory Edward
Van Doren Stephen R.
Baker Paul
Hewlett--Packard Development Company, L.P.
LandOfFree
System and method for read migratory optimization in a cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for read migratory optimization in a cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for read migratory optimization in a cache... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3691438