Electrical computers and digital processing systems: support – Computer power control – Power conservation
Patent
1993-09-22
2000-12-19
Myers, Paul R.
Electrical computers and digital processing systems: support
Computer power control
Power conservation
G06F 1300
Patent
active
06163848&
ABSTRACT:
A system and method for re-starting a peripheral bus clock signal and requesting mastership of a peripheral bus are provided that accommodate a power conservation technique in which a peripheral bus clock signal may be stopped. If an alternate bus master requires mastership of the peripheral bus when the peripheral bus clock signal is stopped, the alternate bus master asserts a clock request signal for re-starting the peripheral bus clock. The clock request signal is broadcasted on the peripheral bus and is accordingly received by a clock control circuit. The clock control circuit responsively causes the re-starting of the peripheral bus clock signal. Subsequently, the alternate bus master can generate a bus request signal that is synchronous to the peripheral bus clock signal to thereby obtain a grant signal from a bus arbiter unit. As a result, the peripheral bus clock signal can be stopped for power management while still accommodating alternate bus masters that must assert a synchronous bus request signal to obtain mastership of the peripheral bus.
REFERENCES:
patent: 4835737 (1989-05-01), Herrig et al.
patent: 4851996 (1989-07-01), Boioli et al.
patent: 5056060 (1991-10-01), Fitch et al.
patent: 5128970 (1992-07-01), Murphy
patent: 5150467 (1992-09-01), Hayes et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5195185 (1993-03-01), Marenin
patent: 5369748 (1994-11-01), McFarland et al.
patent: 5432947 (1995-07-01), Doi
Gephardt Douglas D.
Horton Kelly M.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Myers Paul R.
LandOfFree
System and method for re-starting a peripheral bus clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for re-starting a peripheral bus clock signal , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for re-starting a peripheral bus clock signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-278097