Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-07-03
2007-07-03
Bragdon, Reginald (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S137000, C711S145000
Reexamination Certificate
active
10758473
ABSTRACT:
A multi-processor system includes a requesting node that provides a first request for data to a home node. The requesting node being operative to provide a second request for the data to at least one predicted node in parallel with first request. The requesting node receives at least one coherent copy of the data from at least one of the home node and the at least one predicted node.
REFERENCES:
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5802577 (1998-09-01), Bhat et al.
patent: 5819105 (1998-10-01), Moriarty et al.
patent: 5829040 (1998-10-01), Son
patent: 5875467 (1999-02-01), Merchant
patent: 5875472 (1999-02-01), Bauman et al.
patent: 5958019 (1999-09-01), Hagersten et al.
patent: 6052760 (2000-04-01), Bauman et al.
patent: 6055605 (2000-04-01), Sharma et al.
patent: 6081887 (2000-06-01), Steely, Jr. et al.
patent: 6085263 (2000-07-01), Sharma et al.
patent: 6108737 (2000-08-01), Sharma et al.
patent: 6345342 (2002-02-01), Arimilli et al.
patent: 6356918 (2002-03-01), Chuang et al.
patent: 6408363 (2002-06-01), Lesartre et al.
patent: 6457100 (2002-09-01), Ignatowski et al.
patent: 6457101 (2002-09-01), Bauman et al.
patent: 6490661 (2002-12-01), Keller et al.
patent: 6523138 (2003-02-01), Natsume et al.
patent: 6546465 (2003-04-01), Bertone
patent: 6587921 (2003-07-01), Chiu et al.
patent: 6615343 (2003-09-01), Talcott et al.
patent: 6631401 (2003-10-01), Keller et al.
patent: 6633960 (2003-10-01), Kessler et al.
patent: 6633970 (2003-10-01), Clift et al.
patent: 6766360 (2004-07-01), Conway et al.
patent: 6961827 (2005-11-01), Shanahan et al.
patent: 2001/0034815 (2001-10-01), Dungan et al.
patent: 2002/0009095 (2002-01-01), Van Doren et al.
patent: 2002/0073071 (2002-06-01), Pong et al.
patent: 2002/0144063 (2002-10-01), Peir et al.
patent: 2003/0018739 (2003-01-01), Cypher et al.
patent: 2003/0140200 (2003-07-01), Jamil et al.
patent: 2003/0145136 (2003-07-01), Tierney et al.
patent: 2003/0195939 (2003-10-01), Edirisooriya et al.
patent: 2003/0200397 (2003-10-01), McAllister et al.
patent: 1 162 542 (2001-12-01), None
Jim Handy, The Cahe Memory Book, , 1993; p. 153 line 29 to p. 154 line 24; p. 169.
Martin, Milo M.K., et al., “Token Coheence: Decoupling Performance and Correctness”, ISCA-30, pp. 1-12, Jun. 9-11, 2003.
Rajeev, Joshi, et al. “Checking Cache-Coherency Protocols with TLA+”, Journal of Formal Methods in System Design. vol. 22, No. 2, Mar. 2003, pp. 125-131, Springer, Netherlands.
Acacio, Manuel E., et al. “Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in cc-NUMA Multiprocessors.” SC2002 High Performance Networking and Computing, pp. 49-60, Nov. 2002, IEEE Computer Society Press, Los Alamitos, CA.
Gharachorloo, Kourosh, et al., “Architecture and Design of Alpha Server GS320.” ASPLOS-IX proceedings : Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, Mass., Nov. 2000, vol. 35, No. 11.
Gharachorloo, Kourosh , et. al., “Memory consistency and event ordering in scalable shared-memory multiprocessors”, Proceedings of the 17th annual international symposium on Computer Architecture, p. 15-26, Seattle, Washington, May 1990.
Steely, Jr. Simon C.
Tierney Gregory Edward
Bragdon Reginald
Dinh Ngoc
LandOfFree
System and method for providing parallel data requests does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for providing parallel data requests, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for providing parallel data requests will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3803236