Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2001-09-14
2004-12-07
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S100000, C711S147000, C711S153000, C711S158000, C711S125000
Reexamination Certificate
active
06829692
ABSTRACT:
BACKGROUND
1. Field
Disclosure provided herein relates to processing circuitry. In particular, embodiments provided herein relate to the use of memory arrays.
2. Information
Embedded processing systems typically comprise a core processing circuit which executes instructions stored in a memory. To commence execution from a reset state, the core processing circuit may initially attempt to fetch instructions for execution from an associated cache memory. If no such instructions are to be found in the cache memory, the core processing circuit may attempt to retrieve instructions from another memory through a data bus. The retrieved instructions may then be loaded to the cache memory and then fetched for execution.
While initial instructions for execution by a core processing system may be retrieved from an external memory, providing such an external memory in an embedded processing system may be costly and/or sacrifice performance in the execution of applications. Accordingly, there is a need to provide systems and methods of providing instructions to a cache memory in an embedded processing system for subsequent execution by a core processing circuit.
REFERENCES:
patent: 4674089 (1987-06-01), Poret et al.
patent: 5454107 (1995-09-01), Lehman et al.
patent: 5596734 (1997-01-01), Ferra
patent: 5712664 (1998-01-01), Reddy
patent: 5761727 (1998-06-01), Wu et al.
patent: 5828825 (1998-10-01), Eskandari et al.
patent: 5835784 (1998-11-01), Gillespie et al.
patent: 5854638 (1998-12-01), Tung
patent: 5966734 (1999-10-01), Mohamed et al.
patent: 6041400 (2000-03-01), Ozcelik et al.
patent: 6131140 (2000-10-01), Rodgers et al.
patent: 6131174 (2000-10-01), Fischer et al.
patent: 6226738 (2001-05-01), Dowling
patent: 6415393 (2002-07-01), Satoh
patent: 6594711 (2003-07-01), Anderson et al.
Intel 80303 I/O Processor Deceloper's Manual, Jun. 2000, Chapters 1-4.
Jehl Timothy J.
McCoskey Jeff
Schmisseur Mark A.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Kim Matthew
Li Zhuo H.
LandOfFree
System and method for providing data to multi-function memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for providing data to multi-function memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for providing data to multi-function memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3303057