Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reissue Patent
2002-12-12
2008-03-25
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C700S115000, C702S073000, C324S764010
Reissue Patent
active
RE040188
ABSTRACT:
An integrated circuit identification device (ICID) to be incorporated into an integrated circuit (IC) includes an array of electronic cells in which the magnitude of an output signal of each cell is a function of randomly occurring parametric variations which vary from cell-to-cell. The ICID also includes a circuit for measuring the output of each cell and for producing output data having a value reflecting the particular combination of measured characteristics of all of the elements of the array. When we make the number of elements in the array large enough, we insure that to a high degree of probability, the pattern of measured array cell characteristics for an ICID embedded in any one IC will be unique and distinguishable from such patterns measured by ICIDs embedded in millions of other ICs. Thus the value of the output data produced by an ICID circuit acts as a unique “fingerprint” for the IC in which it is installed, and can be used as a unique identification (ID) for that IC.
REFERENCES:
patent: 4150331 (1979-04-01), Lacher
patent: 4419747 (1983-12-01), Jordan
patent: 4510673 (1985-04-01), Shils et al.
patent: 4766516 (1988-08-01), Ozdemir et al.
patent: 4996647 (1991-02-01), Gasser
patent: 5051374 (1991-09-01), Kagawa et al.
patent: 5051895 (1991-09-01), Rogers
patent: 5056061 (1991-10-01), Akylas et al.
patent: 5079725 (1992-01-01), Geer et al.
patent: 5350715 (1994-09-01), Lee
patent: 5553022 (1996-09-01), Weng et al.
patent: 5615126 (1997-03-01), Deeley et al.
patent: 5642307 (1997-06-01), Jernigan
patent: 5742526 (1998-04-01), Voshell et al.
patent: 5787174 (1998-07-01), Tuttle
patent: 5818738 (1998-10-01), Effing
Tomohisa Mizuno, Jun-ichi Okamura and Akira Toriumi, “Experimental Study of Threshold Voltage Fluctuation Due to Statistical Variation of Channel Dopant Number in MOSFET's,” IEEE Transactions on Electron Devices, vol. 41 No. 11, Nov. 1994, pp. 2216-2221.
Xinghai Tang, Vivek K. De and James D. Meindl, “Intrinsic MOSFET Parameter Fluctuations Due to Random Dopanat Placement,” IEEE Transactions on Very Large Scale Integration (vlsi) Systems, vol. 5, No. 4, Dec. 1997, pp. 369-376.
T. Mizuno et al., “Experimental Study of Threshold Voltage Fluctuation Due to Statistical Variation of Channel Dopant Number in MOSFETs,” IEEE Transactions on Electron Devices, vol. 41, No. 11, Nov. 1994, pp. 2216-2221.
X. Tang et al., “Intrinsic MOSFET Parameter Fluctuations Due to Random Dopant Placement,” IEEE Transactions on VLSI Systems, vol. 5, No. 4, Dec. 1997, pp. 369-376.
Garbowski Leigh M.
ICID, LLC
Loudermilk & Associate
LandOfFree
System and method for providing an integrated circuit with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for providing an integrated circuit with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for providing an integrated circuit with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3972745