Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-06-07
2011-06-07
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S003000, C710S005000, C710S052000, C711S108000
Reexamination Certificate
active
07958298
ABSTRACT:
The present invention is a method for providing address decode and Virtual Function (VF) migration support in a Peripheral Component Interconnect Express (PCIE) multi-root Input/Output Virtualization (IOV) environment. The method may include receiving a Transaction Layer Packet (TLP) from the PCIE multi-root IOV environment. The method may further include comparing a destination address of the TLP with a plurality of base address values stored in a Content Addressable Memory (CAM), each base address value being associated with a Virtual Function (VF), each VF being associated with a Physical Function (PF). The method may further include when a base address value included in the plurality of base address values matches the destination address of the TLP, providing the matching base address value to the PCIE multi-root IOV environment by outputting from the CAM the matching base address value. The method may further include constructing a requestor ID for the VF associated with the matching base address value, the requestor ID being based upon the output matching base address value and a bus number for a PF which owns the CAM.
REFERENCES:
patent: 7424565 (2008-09-01), Sandven et al.
patent: 7657663 (2010-02-01), Freimuth et al.
patent: 7707346 (2010-04-01), Deshpande et al.
patent: 2007/0268931 (2007-11-01), Shaikli
Krause et al, “1/O Virtualization and Sharing”, 2006, Microsoft, pp. 1-26.
Zack Mihalis, “PCI Express gains I/O virtualization”, Jul. 24, 2006, Network World, pp. 1-2.
“Intel Virtualization Technology for Directed I/O Architecture Specification”, Feb. 2006, Intel, pp. 1-106.
Multi-Root I/O Virtualization and Sharing Revision 0.7, Jun. 8, 2007, pp. 1-231, Publisher: PCI-SIG, Published in:US.
Deshpande Venkatesh
Haldar Aniruddha
Kottekkat Sujil
LSI Corporation
Peyton Tammara
Suiter Swantz pc llo
LandOfFree
System and method for providing address decode and virtual... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for providing address decode and virtual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for providing address decode and virtual... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2703890