Electrical computers and digital data processing systems: input/ – Interrupt processing – Interrupt inhibiting or masking
Patent
1997-08-15
2000-03-14
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Interrupt processing
Interrupt inhibiting or masking
710267, 710268, 714 7, 714 11, G06F 1314
Patent
active
060386339
ABSTRACT:
A system and an associated method which provides a dual interrupt mechanism to designate the occurrence and termination of an event. In a computer system employing redundant components, upon removal of a defective redundant unit within the computer system, a first interrupt is generated to signal the absence of the unit. Polling or other system monitoring of the status of the absent unit is masked or disabled, thereby eliminating unnecessary polling for the missing unit. Upon replacement of the unit, a second interrupt alerts the computer system of the event termination and cancels the polling mask.
REFERENCES:
patent: 5313640 (1994-05-01), Beardsley et al.
patent: 5526289 (1996-06-01), Dinh et al.
patent: 5542076 (1996-07-01), Benson et al.
patent: 5574667 (1996-11-01), Dinh et al.
patent: 5613129 (1997-03-01), Walsh
patent: 5631800 (1997-05-01), Jin et al.
patent: 5634038 (1997-05-01), Saitoh
patent: 5638895 (1997-06-01), Dodson
patent: 5701494 (1997-12-01), Satoh
patent: 5708814 (1998-01-01), Short et al.
patent: 5768599 (1998-06-01), Yokomizo
patent: 5822547 (1998-10-01), Boesch et al.
The I.sup.2 C-Bus and how to use it (including specification); Philips Semiconductor; Apr. 1995; pp. 1/24.
"Remote 8-bit I/O expander for I.sup.2 C-Bus" Data Sheet; Philips Semiconductor; Apr. 2, 1997; pp. 1-23.
Farnsworth, C.; "Low Power Implementation of an I.sup.2 C-Bus Expander"; http://maveric0.uwaterloo.ca/amulet/publications/thesis farnsworth94.sub.- msc.html; Jun. 16, 1997; one page.
Collins, Andy; "Interfacing TMS370 Microcontrollers to I.sup.2 C-BusIC"; Logikos; wysiwyg://111/http://www.logikos.com/tms370.html: Jun. 16, 1997; pp. 1-6.
"I.sup.2 C-Bus Expander" Application Note AN036; Philips Semiconductors Programmable Logic Devices; Oct., 1993; 22 pages.
"The PCI (Peripheral Component Interconnect) Bus"; Aug. 6, 1997; pci.txt at www.gl.umbc.edu; pp. 1-7.
"Re: What's the difference between locks and semaphores?"; Jim Barton (jmb@patton.wpd.sgi.com) Jan. 2, 1991; Accessed Jun. 16, 1997; http://www.sgi.com/Archive/comp.sys.sgi/1991/Jan/0006.html.
"Internal Data Structures, 6.4.3 Semaphores" Basic Concepts; Accessed Jul. 11, 1997; http://linux.www.db.erau.edu/LPG
ode47.html.
"The PCI Local Bus"; Accessed Jul. 27, 1997; http://www.rns.com/whats new/wh pci.html.
"PCI Bus Technology" Information Brief; IBM Personal Computing Solutions; Accessed Jul. 27, 1997; http://www.us. pc.ibm.com/infobrf/ibpci. html.
"PCI164 Screamer Functional Diagram" Microway; Accessed Jul. 27, 1997; http://www.microway.com/block.html.
"The PCI (Peripheral Component Interconnect) Local Bus" description of PCI Bus: Accessed Jul. 27, 1997; http;//www.sundance. com/pci.html.
"CMOS Bus Switches Provide Zero Delay Bus Communication" Application Note AN-09; Quality Semiconductor Inc.; date unknown; pp. 1-9.
"High-Performance CMOS Analog 8-Channel Switch" QS4A05Q Preliminary; Quality Semiconductor Inc.; May 30, 1996; pp. 1-7.
"Quickswitch.RTM. Converts TTL Logic to Hot Plug Operation" Application Note AN-13; Quality Semiconductor Inc.; date unknown; pp. 1-5.
Compaq Computer Corporation
Phan Raymond N.
Sheikh Ayaz R.
LandOfFree
System and method for providing a dual interrupt mechanism to de does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for providing a dual interrupt mechanism to de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for providing a dual interrupt mechanism to de will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179639