Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2005-09-30
2009-02-10
Song, Jasmine (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S213000, C711S221000, C712S207000, C712S220000, C717S127000, C717S131000, C717S140000
Reexamination Certificate
active
07490210
ABSTRACT:
A system and method are described for a memory management processor which, using a table of reference addresses embedded in the object code, can open the appropriate memory pages to expedite the retrieval of information from memory referenced by instructions in the execution pipeline. A suitable compiler parses the source code and collects references to branch addresses, calls to other routines, or data references, and creates reference tables listing the addresses for these references at the beginning of each routine. These tables are received by the memory management processor as the instructions of the routine are beginning to be loaded into the execution pipeline, so that the memory management processor can begin opening memory pages where the referenced information is stored. Opening the memory pages where the referenced information is located before the instructions reach the instruction processor helps lessen memory latency delays which can greatly impede processing performance.
REFERENCES:
patent: 4205370 (1980-05-01), Hirtle
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4763245 (1988-08-01), Emma et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5201039 (1993-04-01), Sakamura
patent: 5367703 (1994-11-01), Levitan
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5528750 (1996-06-01), Lubart et al.
patent: 5588137 (1996-12-01), Yoneda et al.
patent: 5659752 (1997-08-01), Heisch et al.
patent: 5848269 (1998-12-01), Hara
patent: 5875325 (1999-02-01), Talcott
patent: 5935241 (1999-08-01), Shiell et al.
patent: 6016547 (2000-01-01), Ono
patent: 6049667 (2000-04-01), Bates
patent: 6081887 (2000-06-01), Steely, Jr. et al.
patent: 6094729 (2000-07-01), Mann
patent: 6292866 (2001-09-01), Zaiki et al.
patent: 6292934 (2001-09-01), Davidson et al.
patent: 6317872 (2001-11-01), Gee et al.
patent: 6457174 (2002-09-01), Kuroda et al.
patent: 6463523 (2002-10-01), Kessler et al.
patent: 6467035 (2002-10-01), Tate et al.
patent: 6490658 (2002-12-01), Ahmed et al.
patent: 6564313 (2003-05-01), Kashyap
patent: 6678817 (2004-01-01), Dua et al.
patent: 6704858 (2004-03-01), Sugimoto
patent: 6823446 (2004-11-01), Sinharoy
patent: 6931504 (2005-08-01), Wolczko et al.
patent: 2002/0091915 (2002-07-01), Parady
patent: 2002/0194464 (2002-12-01), Henry et al.
patent: 2002/0194465 (2002-12-01), Sinharoy
patent: 2004/0010777 (2004-01-01), Klein
Jacob B.L. et al., “A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations”, University of Maryland, University of Michigan, ACM, 1998. pp. 295-306.
Jong, G. et al., “Background Memory Management for Dynamic Data Structure Intensive Processing Systems”, IEEE, 1995. pp. 515-520.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Song Jasmine
LandOfFree
System and method for processor with predictive memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for processor with predictive memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processor with predictive memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4105792