Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2002-11-05
2004-09-21
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S074000, C709S241000
Reexamination Certificate
active
06795880
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates generally to a method and system for processing high speed data.
2. Description of the Related Art
When a conventional computer system, such as found at a computer server connected to a distributed computer network, is configured to process high volumes of data from a source that generates a continuous data stream, the data is typically first written to a magnetic disk and then read from the magnetic disk. The data read from the magnetic disk is then processed and the processed data is written back to the disk. This conventional data processing method limits data processing speeds based on the write and read times for storage media, such as magnetic disks. For high speed data processing applications, this limit on processing capability is disadvantageous.
Accordingly, there is a need for an improved method and system for processing high speed data.
SUMMARY
The present invention relates generally to a method and system for processing data. In a particular embodiment, the method includes receiving data to be processed from a network communication channel, storing the received data to be processed in memory based files at a computer memory that is local to and directly coupled to a processor via a high-speed memory bus, processing the received and stored data at the processor to produced processed data, compressing the processed data using a data compression software routine resident at the computer memory to produce processed and compressed data, and storing the processed and compressed data at a computer disk storage unit.
In another particular embodiment, the system includes a data processing device receiving input data to be processed and a dynamic computer memory directly coupled to the data processing device via a high-speed memory bus. The input data to be processed is communicated over a network communication channel. The dynamic computer memory includes memory based files storing the input data to be processed. The dynamic computer memory includes memory resident compression logic to compress output data that is produced by the data processing device after processing the input data.
REFERENCES:
patent: 5130792 (1992-07-01), Tindell et al.
patent: 5235578 (1993-08-01), Baas et al.
patent: 5307413 (1994-04-01), Denzer
patent: 5666460 (1997-09-01), Ohta et al.
patent: 6104506 (2000-08-01), Hirokawa
patent: 6345350 (2002-02-01), Maruyama et al.
patent: 6421749 (2002-07-01), Devlin et al.
patent: 6459429 (2002-10-01), Deering
Lee, Jang-Soo et al., “Design and evaluation of a selective compressed memory system”; Proceedings 1999 IEEE International Conf. on Computer Design: VLSI in Computers; pp 184-191, Oct. 10, 1999.
Lee, Jang-Soo et al., “An on-chip cache compression technique to reduce decompression overhead and design complexity”; Journal of Systems Architecture; vol. 46, No. 15, pp 1365-1382.
Chen Alan
Gaffin Jeffrey
SBC Technology Resources Inc.
Toler & Larson & Abel L.L.P.
LandOfFree
System and method for processing high speed data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for processing high speed data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processing high speed data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3270597