Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-08-17
2003-12-23
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06668366
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates in general to electronic devices, and more particularly to a system and method for processing a transistor channel layout.
BACKGROUND OF THE INVENTION
A photomask is generally used to establish a pattern for the fabrication of a transistor channel. The photomask is generated according to a transistor channel layout. Transistor channel layouts often include bends between a first end of the channel and a second end of the channel in order to increase the packing density of transistors on an integrated circuit board. A drawback to patterning bends in a transistor channel layout is that upon fabrication of the transistor, the length of the transistor channel may be non-uniform over the width of the channel from the first end to the second end. These non-uniformities in transistor channel dimensions degrade the transistor performance.
SUMMARY OF THE INVENTION
In accordance with the present invention, a system for processing a transistor channel layout is provided which substantially eliminates or reduces disadvantages and problems associated with previous systems.
In accordance with one embodiment of the present invention, a system for processing a transistor channel layout includes a memory and a processor. The memory stores input layout data defining a transistor channel layout having a bend between a first end and a second end. The memory further stores contour adjustment data. The processor adjusts the bend of the transistor channel layout according to the contour adjustment data and generates output layout data defining the adjusted transistor channel layout.
Another embodiment of the present invention is a method for processing a transistor channel layout, wherein the method includes receiving input layout data defining a transistor channel layout having a bend between a first end and a second end. The method continues by receiving contour adjustment data and adjusting the bend of the transistor channel layout according to the contour adjustment data. The method concludes by generating output layout data defining the adjusted transistor channel layout.
Yet another embodiment of the present invention is a transistor channel layout defined by layout data. The layout includes a bend between a first end and a second end. The bend includes an inner corner and an outer corner wherein a portion of the outer corner is removed to form a corner edge at a particular angle.
A technical advantage of the present invention is a technique for processing transistor channel layouts. An adjusted transistor channel layout of the present invention may be used to fabricate a transistor channel that meets particular dimension and/or performance parameters. For example, an advantage to fabricating a transistor channel using an adjusted transistor channel layout is that the length of the channel is uniform over the width of the transistor channel from a first end of the channel to the second end of the channel. This results in a high transistor packing density while maintaining transistor performance and speed.
Other technical advantages are readily apparent to one of skill in the art from the attached figures, description, and claims.
REFERENCES:
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 5493509 (1996-02-01), Matsumoto et al.
patent: 5526303 (1996-06-01), Okajima
patent: 5610832 (1997-03-01), Wikle et al.
patent: 5701255 (1997-12-01), Fukui
patent: 6005296 (1999-12-01), Chan
Johannesmeyer Scott A.
Liao Hongmei
Brady III W. James
McLarty Peter K.
Siek Vuthe
Tat Binh
Telecky , Jr. Frederick J.
LandOfFree
System and method for processing a transistor channel layout does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for processing a transistor channel layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processing a transistor channel layout will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3146465